dma.h 4.3 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166
  1. /*
  2. * include/asm-sh/dma.h
  3. *
  4. * Copyright (C) 2003, 2004 Paul Mundt
  5. *
  6. * This file is subject to the terms and conditions of the GNU General Public
  7. * License. See the file "COPYING" in the main directory of this archive
  8. * for more details.
  9. */
  10. #ifndef __ASM_SH_DMA_H
  11. #define __ASM_SH_DMA_H
  12. #ifdef __KERNEL__
  13. #include <linux/spinlock.h>
  14. #include <linux/wait.h>
  15. #include <linux/sched.h>
  16. #include <linux/sysdev.h>
  17. #include <asm/cpu/dma.h>
  18. /* The maximum address that we can perform a DMA transfer to on this platform */
  19. /* Don't define MAX_DMA_ADDRESS; it's useless on the SuperH and any
  20. occurrence should be flagged as an error. */
  21. /* But... */
  22. /* XXX: This is not applicable to SuperH, just needed for alloc_bootmem */
  23. #define MAX_DMA_ADDRESS (PAGE_OFFSET+0x10000000)
  24. #ifdef CONFIG_NR_DMA_CHANNELS
  25. # define MAX_DMA_CHANNELS (CONFIG_NR_DMA_CHANNELS)
  26. #else
  27. # define MAX_DMA_CHANNELS (CONFIG_NR_ONCHIP_DMA_CHANNELS)
  28. #endif
  29. /*
  30. * Read and write modes can mean drastically different things depending on the
  31. * channel configuration. Consult your DMAC documentation and module
  32. * implementation for further clues.
  33. */
  34. #define DMA_MODE_READ 0x00
  35. #define DMA_MODE_WRITE 0x01
  36. #define DMA_MODE_MASK 0x01
  37. #define DMA_AUTOINIT 0x10
  38. /*
  39. * DMAC (dma_info) flags
  40. */
  41. enum {
  42. DMAC_CHANNELS_CONFIGURED = 0x01,
  43. DMAC_CHANNELS_TEI_CAPABLE = 0x02, /* Transfer end interrupt */
  44. };
  45. /*
  46. * DMA channel capabilities / flags
  47. */
  48. enum {
  49. DMA_CONFIGURED = 0x01,
  50. /*
  51. * Transfer end interrupt, inherited from DMAC.
  52. * wait_queue used in dma_wait_for_completion.
  53. */
  54. DMA_TEI_CAPABLE = 0x02,
  55. };
  56. extern spinlock_t dma_spin_lock;
  57. struct dma_channel;
  58. struct dma_ops {
  59. int (*request)(struct dma_channel *chan);
  60. void (*free)(struct dma_channel *chan);
  61. int (*get_residue)(struct dma_channel *chan);
  62. int (*xfer)(struct dma_channel *chan);
  63. int (*configure)(struct dma_channel *chan, unsigned long flags);
  64. int (*extend)(struct dma_channel *chan, unsigned long op, void *param);
  65. };
  66. struct dma_channel {
  67. char dev_id[16]; /* unique name per DMAC of channel */
  68. unsigned int chan; /* DMAC channel number */
  69. unsigned int vchan; /* Virtual channel number */
  70. unsigned int mode;
  71. unsigned int count;
  72. unsigned long sar;
  73. unsigned long dar;
  74. const char **caps;
  75. unsigned long flags;
  76. atomic_t busy;
  77. wait_queue_head_t wait_queue;
  78. struct sys_device dev;
  79. void *priv_data;
  80. };
  81. struct dma_info {
  82. struct platform_device *pdev;
  83. const char *name;
  84. unsigned int nr_channels;
  85. unsigned long flags;
  86. struct dma_ops *ops;
  87. struct dma_channel *channels;
  88. struct list_head list;
  89. int first_channel_nr;
  90. int first_vchannel_nr;
  91. };
  92. struct dma_chan_caps {
  93. int ch_num;
  94. const char **caplist;
  95. };
  96. #define to_dma_channel(channel) container_of(channel, struct dma_channel, dev)
  97. /* arch/sh/drivers/dma/dma-api.c */
  98. extern int dma_xfer(unsigned int chan, unsigned long from,
  99. unsigned long to, size_t size, unsigned int mode);
  100. #define dma_write(chan, from, to, size) \
  101. dma_xfer(chan, from, to, size, DMA_MODE_WRITE)
  102. #define dma_write_page(chan, from, to) \
  103. dma_write(chan, from, to, PAGE_SIZE)
  104. #define dma_read(chan, from, to, size) \
  105. dma_xfer(chan, from, to, size, DMA_MODE_READ)
  106. #define dma_read_page(chan, from, to) \
  107. dma_read(chan, from, to, PAGE_SIZE)
  108. extern int request_dma_bycap(const char **dmac, const char **caps,
  109. const char *dev_id);
  110. extern int request_dma(unsigned int chan, const char *dev_id);
  111. extern void free_dma(unsigned int chan);
  112. extern int get_dma_residue(unsigned int chan);
  113. extern struct dma_info *get_dma_info(unsigned int chan);
  114. extern struct dma_channel *get_dma_channel(unsigned int chan);
  115. extern void dma_wait_for_completion(unsigned int chan);
  116. extern void dma_configure_channel(unsigned int chan, unsigned long flags);
  117. extern int register_dmac(struct dma_info *info);
  118. extern void unregister_dmac(struct dma_info *info);
  119. extern struct dma_info *get_dma_info_by_name(const char *dmac_name);
  120. extern int dma_extend(unsigned int chan, unsigned long op, void *param);
  121. extern int register_chan_caps(const char *dmac, struct dma_chan_caps *capslist);
  122. /* arch/sh/drivers/dma/dma-sysfs.c */
  123. extern int dma_create_sysfs_files(struct dma_channel *, struct dma_info *);
  124. extern void dma_remove_sysfs_files(struct dma_channel *, struct dma_info *);
  125. #ifdef CONFIG_PCI
  126. extern int isa_dma_bridge_buggy;
  127. #else
  128. #define isa_dma_bridge_buggy (0)
  129. #endif
  130. #endif /* __KERNEL__ */
  131. #endif /* __ASM_SH_DMA_H */