Home Explore Help
Register Sign In
phyus
/
linux-vybrid_public
8
0
Fork 0
Files Issues 0 Pull Requests 0 Wiki
Tree: 744ea922c9
Branches Tags
linux-vybrid_pu...
/
include
/
asm-blackfin
/
mach-bf561
/
mem_map.h

mem_map.h 1.9 KB
History Raw

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475 
  1. /*
    2. 

  2.  * Memory MAP
    3. 

  3.  * Common header file for blackfin BF561 of processors.
    4. 

  4.  */
    5. 

  5. 

  6. #ifndef _MEM_MAP_561_H_
    7. 

  7. #define _MEM_MAP_561_H_
    8. 

  8. 

  9. #define COREMMR_BASE           0xFFE00000	 /* Core MMRs */
    10. 

  10. #define SYSMMR_BASE            0xFFC00000	 /* System MMRs */
    11. 

  11. 

  12. /* Async Memory Banks */
    13. 

  13. #define ASYNC_BANK3_BASE	0x2C000000	 /* Async Bank 3 */
    14. 

  14. #define ASYNC_BANK3_SIZE	0x04000000	/* 64M */
    15. 

  15. #define ASYNC_BANK2_BASE	0x28000000	 /* Async Bank 2 */
    16. 

  16. #define ASYNC_BANK2_SIZE	0x04000000	/* 64M */
    17. 

  17. #define ASYNC_BANK1_BASE	0x24000000	 /* Async Bank 1 */
    18. 

  18. #define ASYNC_BANK1_SIZE	0x04000000	/* 64M */
    19. 

  19. #define ASYNC_BANK0_BASE	0x20000000	 /* Async Bank 0 */
    20. 

  20. #define ASYNC_BANK0_SIZE	0x04000000	/* 64M */
    21. 

  21. 

  22. /* Level 1 Memory */
    23. 

  23. 

  24. #ifdef CONFIG_BFIN_ICACHE
    25. 

  25. #define BFIN_ICACHESIZE	(16*1024)
    26. 

  26. #else
    27. 

  27. #define BFIN_ICACHESIZE	(0*1024)
    28. 

  28. #endif
    29. 

  29. 

  30. /* Memory Map for ADSP-BF561 processors */
    31. 

  31. 

  32. #ifdef CONFIG_BF561
    33. 

  33. #define L1_CODE_START     0xFFA00000
    34. 

  34. #define L1_DATA_A_START     0xFF800000
    35. 

  35. #define L1_DATA_B_START     0xFF900000
    36. 

  36. 

  37. #define L1_CODE_LENGTH      0x4000
    38. 

  38. 

  39. #ifdef CONFIG_BFIN_DCACHE
    40. 

  40. 

  41. #ifdef CONFIG_BFIN_DCACHE_BANKA
    42. 

  42. #define DMEM_CNTR (ACACHE_BSRAM | ENDCPLB | PORT_PREF0)
    43. 

  43. #define L1_DATA_A_LENGTH      (0x8000 - 0x4000)
    44. 

  44. #define L1_DATA_B_LENGTH      0x8000
    45. 

  45. #define BFIN_DCACHESIZE	(16*1024)
    46. 

  46. #define BFIN_DSUPBANKS	1
    47. 

  47. #else
    48. 

  48. #define DMEM_CNTR (ACACHE_BCACHE | ENDCPLB | PORT_PREF0)
    49. 

  49. #define L1_DATA_A_LENGTH      (0x8000 - 0x4000)
    50. 

  50. #define L1_DATA_B_LENGTH      (0x8000 - 0x4000)
    51. 

  51. #define BFIN_DCACHESIZE	(32*1024)
    52. 

  52. #define BFIN_DSUPBANKS	2
    53. 

  53. #endif
    54. 

  54. 

  55. #else
    56. 

  56. #define DMEM_CNTR (ASRAM_BSRAM | ENDCPLB | PORT_PREF0)
    57. 

  57. #define L1_DATA_A_LENGTH      0x8000
    58. 

  58. #define L1_DATA_B_LENGTH      0x8000
    59. 

  59. #define BFIN_DCACHESIZE	(0*1024)
    60. 

  60. #define BFIN_DSUPBANKS	0
    61. 

  61. #endif /*CONFIG_BFIN_DCACHE*/
    62. 

  62. #endif
    63. 

  63. 

  64. /* Level 2 Memory */
    65. 

  65. #define L2_START		0xFEB00000
    66. 

  66. #define L2_LENGTH		0x20000
    67. 

  67. 

  68. /* Scratch Pad Memory */
    69. 

  69. 

  70. #if defined(CONFIG_BF561)
    71. 

  71. #define L1_SCRATCH_START	0xFFB00000
    72. 

  72. #define L1_SCRATCH_LENGTH	0x1000
    73. 

  73. #endif
    74. 

  74. 

  75. #endif				/* _MEM_MAP_533_H_ */
    76.