hardware.h 3.1 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129
  1. /*
  2. * linux/include/asm-arm/arch-pxa/hardware.h
  3. *
  4. * Author: Nicolas Pitre
  5. * Created: Jun 15, 2001
  6. * Copyright: MontaVista Software Inc.
  7. *
  8. * This program is free software; you can redistribute it and/or modify
  9. * it under the terms of the GNU General Public License version 2 as
  10. * published by the Free Software Foundation.
  11. */
  12. #ifndef __ASM_ARCH_HARDWARE_H
  13. #define __ASM_ARCH_HARDWARE_H
  14. /*
  15. * We requires absolute addresses.
  16. */
  17. #define PCIO_BASE 0
  18. /*
  19. * Workarounds for at least 2 errata so far require this.
  20. * The mapping is set in mach-pxa/generic.c.
  21. */
  22. #define UNCACHED_PHYS_0 0xff000000
  23. #define UNCACHED_ADDR UNCACHED_PHYS_0
  24. /*
  25. * Intel PXA2xx internal register mapping:
  26. *
  27. * 0x40000000 - 0x41ffffff <--> 0xf2000000 - 0xf3ffffff
  28. * 0x44000000 - 0x45ffffff <--> 0xf4000000 - 0xf5ffffff
  29. * 0x48000000 - 0x49ffffff <--> 0xf6000000 - 0xf7ffffff
  30. * 0x4c000000 - 0x4dffffff <--> 0xf8000000 - 0xf9ffffff
  31. * 0x50000000 - 0x51ffffff <--> 0xfa000000 - 0xfbffffff
  32. * 0x54000000 - 0x55ffffff <--> 0xfc000000 - 0xfdffffff
  33. * 0x58000000 - 0x59ffffff <--> 0xfe000000 - 0xffffffff
  34. *
  35. * Note that not all PXA2xx chips implement all those addresses, and the
  36. * kernel only maps the minimum needed range of this mapping.
  37. */
  38. #define io_p2v(x) (0xf2000000 + ((x) & 0x01ffffff) + (((x) & 0x1c000000) >> 1))
  39. #define io_v2p(x) (0x3c000000 + ((x) & 0x01ffffff) + (((x) & 0x0e000000) << 1))
  40. #ifndef __ASSEMBLY__
  41. # define __REG(x) (*((volatile u32 *)io_p2v(x)))
  42. /* With indexed regs we don't want to feed the index through io_p2v()
  43. especially if it is a variable, otherwise horrible code will result. */
  44. # define __REG2(x,y) \
  45. (*(volatile u32 *)((u32)&__REG(x) + (y)))
  46. # define __PREG(x) (io_v2p((u32)&(x)))
  47. #else
  48. # define __REG(x) io_p2v(x)
  49. # define __PREG(x) io_v2p(x)
  50. #endif
  51. #ifndef __ASSEMBLY__
  52. #define __cpu_is_pxa21x(id) \
  53. ({ \
  54. unsigned int _id = (id) >> 4 & 0xf3f; \
  55. _id == 0x212; \
  56. })
  57. #define __cpu_is_pxa25x(id) \
  58. ({ \
  59. unsigned int _id = (id) >> 4 & 0xfff; \
  60. _id == 0x2d0 || _id == 0x290; \
  61. })
  62. #define __cpu_is_pxa27x(id) \
  63. ({ \
  64. unsigned int _id = (id) >> 4 & 0xfff; \
  65. _id == 0x411; \
  66. })
  67. #define cpu_is_pxa21x() \
  68. ({ \
  69. unsigned int id = read_cpuid(CPUID_ID); \
  70. __cpu_is_pxa21x(id); \
  71. })
  72. #define cpu_is_pxa25x() \
  73. ({ \
  74. unsigned int id = read_cpuid(CPUID_ID); \
  75. __cpu_is_pxa25x(id); \
  76. })
  77. #define cpu_is_pxa27x() \
  78. ({ \
  79. unsigned int id = read_cpuid(CPUID_ID); \
  80. __cpu_is_pxa27x(id); \
  81. })
  82. /*
  83. * Handy routine to set GPIO alternate functions
  84. */
  85. extern int pxa_gpio_mode( int gpio_mode );
  86. /*
  87. * Return GPIO level, nonzero means high, zero is low
  88. */
  89. extern int pxa_gpio_get_value(unsigned gpio);
  90. /*
  91. * Set output GPIO level
  92. */
  93. extern void pxa_gpio_set_value(unsigned gpio, int value);
  94. /*
  95. * Routine to enable or disable CKEN
  96. */
  97. extern void pxa_set_cken(int clock, int enable);
  98. /*
  99. * return current memory and LCD clock frequency in units of 10kHz
  100. */
  101. extern unsigned int get_memclk_frequency_10khz(void);
  102. extern unsigned int get_lcdclk_frequency_10khz(void);
  103. #endif
  104. #endif /* _ASM_ARCH_HARDWARE_H */