hardware.h 2.4 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990
  1. /*
  2. * include/asm-arm/arch-at91/hardware.h
  3. *
  4. * Copyright (C) 2003 SAN People
  5. * Copyright (C) 2003 ATMEL
  6. *
  7. * This program is free software; you can redistribute it and/or modify
  8. * it under the terms of the GNU General Public License as published by
  9. * the Free Software Foundation; either version 2 of the License, or
  10. * (at your option) any later version.
  11. *
  12. */
  13. #ifndef __ASM_ARCH_HARDWARE_H
  14. #define __ASM_ARCH_HARDWARE_H
  15. #include <asm/sizes.h>
  16. #if defined(CONFIG_ARCH_AT91RM9200)
  17. #include <asm/arch/at91rm9200.h>
  18. #elif defined(CONFIG_ARCH_AT91SAM9260)
  19. #include <asm/arch/at91sam9260.h>
  20. #elif defined(CONFIG_ARCH_AT91SAM9261)
  21. #include <asm/arch/at91sam9261.h>
  22. #elif defined(CONFIG_ARCH_AT91SAM9263)
  23. #include <asm/arch/at91sam9263.h>
  24. #elif defined(CONFIG_ARCH_AT91SAM9RL)
  25. #include <asm/arch/at91sam9rl.h>
  26. #elif defined(CONFIG_ARCH_AT91X40)
  27. #include <asm/arch/at91x40.h>
  28. #else
  29. #error "Unsupported AT91 processor"
  30. #endif
  31. #ifdef CONFIG_MMU
  32. /*
  33. * Remap the peripherals from address 0xFFF78000 .. 0xFFFFFFFF
  34. * to 0xFEF78000 .. 0xFF000000. (544Kb)
  35. */
  36. #define AT91_IO_PHYS_BASE 0xFFF78000
  37. #define AT91_IO_VIRT_BASE (0xFF000000 - AT91_IO_SIZE)
  38. #else
  39. /*
  40. * Identity mapping for the non MMU case.
  41. */
  42. #define AT91_IO_PHYS_BASE AT91_BASE_SYS
  43. #define AT91_IO_VIRT_BASE AT91_IO_PHYS_BASE
  44. #endif
  45. #define AT91_IO_SIZE (0xFFFFFFFF - AT91_IO_PHYS_BASE + 1)
  46. /* Convert a physical IO address to virtual IO address */
  47. #define AT91_IO_P2V(x) ((x) - AT91_IO_PHYS_BASE + AT91_IO_VIRT_BASE)
  48. /*
  49. * Virtual to Physical Address mapping for IO devices.
  50. */
  51. #define AT91_VA_BASE_SYS AT91_IO_P2V(AT91_BASE_SYS)
  52. #define AT91_VA_BASE_EMAC AT91_IO_P2V(AT91RM9200_BASE_EMAC)
  53. /* Internal SRAM is mapped below the IO devices */
  54. #define AT91_SRAM_MAX SZ_1M
  55. #define AT91_VIRT_BASE (AT91_IO_VIRT_BASE - AT91_SRAM_MAX)
  56. /* Serial ports */
  57. #define ATMEL_MAX_UART 7 /* 6 USART3's and one DBGU port (SAM9260) */
  58. /* External Memory Map */
  59. #define AT91_CHIPSELECT_0 0x10000000
  60. #define AT91_CHIPSELECT_1 0x20000000
  61. #define AT91_CHIPSELECT_2 0x30000000
  62. #define AT91_CHIPSELECT_3 0x40000000
  63. #define AT91_CHIPSELECT_4 0x50000000
  64. #define AT91_CHIPSELECT_5 0x60000000
  65. #define AT91_CHIPSELECT_6 0x70000000
  66. #define AT91_CHIPSELECT_7 0x80000000
  67. /* SDRAM */
  68. #ifdef CONFIG_DRAM_BASE
  69. #define AT91_SDRAM_BASE CONFIG_DRAM_BASE
  70. #else
  71. #define AT91_SDRAM_BASE AT91_CHIPSELECT_1
  72. #endif
  73. /* Clocks */
  74. #define AT91_SLOW_CLOCK 32768 /* slow clock */
  75. #endif