arcmsr_hba.c 55 KB

12345678910111213141516171819202122232425262728293031323334353637383940414243444546474849505152535455565758596061626364656667686970717273747576777879808182838485868788899091929394959697989910010110210310410510610710810911011111211311411511611711811912012112212312412512612712812913013113213313413513613713813914014114214314414514614714814915015115215315415515615715815916016116216316416516616716816917017117217317417517617717817918018118218318418518618718818919019119219319419519619719819920020120220320420520620720820921021121221321421521621721821922022122222322422522622722822923023123223323423523623723823924024124224324424524624724824925025125225325425525625725825926026126226326426526626726826927027127227327427527627727827928028128228328428528628728828929029129229329429529629729829930030130230330430530630730830931031131231331431531631731831932032132232332432532632732832933033133233333433533633733833934034134234334434534634734834935035135235335435535635735835936036136236336436536636736836937037137237337437537637737837938038138238338438538638738838939039139239339439539639739839940040140240340440540640740840941041141241341441541641741841942042142242342442542642742842943043143243343443543643743843944044144244344444544644744844945045145245345445545645745845946046146246346446546646746846947047147247347447547647747847948048148248348448548648748848949049149249349449549649749849950050150250350450550650750850951051151251351451551651751851952052152252352452552652752852953053153253353453553653753853954054154254354454554654754854955055155255355455555655755855956056156256356456556656756856957057157257357457557657757857958058158258358458558658758858959059159259359459559659759859960060160260360460560660760860961061161261361461561661761861962062162262362462562662762862963063163263363463563663763863964064164264364464564664764864965065165265365465565665765865966066166266366466566666766866967067167267367467567667767867968068168268368468568668768868969069169269369469569669769869970070170270370470570670770870971071171271371471571671771871972072172272372472572672772872973073173273373473573673773873974074174274374474574674774874975075175275375475575675775875976076176276376476576676776876977077177277377477577677777877978078178278378478578678778878979079179279379479579679779879980080180280380480580680780880981081181281381481581681781881982082182282382482582682782882983083183283383483583683783883984084184284384484584684784884985085185285385485585685785885986086186286386486586686786886987087187287387487587687787887988088188288388488588688788888989089189289389489589689789889990090190290390490590690790890991091191291391491591691791891992092192292392492592692792892993093193293393493593693793893994094194294394494594694794894995095195295395495595695795895996096196296396496596696796896997097197297397497597697797897998098198298398498598698798898999099199299399499599699799899910001001100210031004100510061007100810091010101110121013101410151016101710181019102010211022102310241025102610271028102910301031103210331034103510361037103810391040104110421043104410451046104710481049105010511052105310541055105610571058105910601061106210631064106510661067106810691070107110721073107410751076107710781079108010811082108310841085108610871088108910901091109210931094109510961097109810991100110111021103110411051106110711081109111011111112111311141115111611171118111911201121112211231124112511261127112811291130113111321133113411351136113711381139114011411142114311441145114611471148114911501151115211531154115511561157115811591160116111621163116411651166116711681169117011711172117311741175117611771178117911801181118211831184118511861187118811891190119111921193119411951196119711981199120012011202120312041205120612071208120912101211121212131214121512161217121812191220122112221223122412251226122712281229123012311232123312341235123612371238123912401241124212431244124512461247124812491250125112521253125412551256125712581259126012611262126312641265126612671268126912701271127212731274127512761277127812791280128112821283128412851286128712881289129012911292129312941295129612971298129913001301130213031304130513061307130813091310131113121313131413151316131713181319132013211322132313241325132613271328132913301331133213331334133513361337133813391340134113421343134413451346134713481349135013511352135313541355135613571358135913601361136213631364136513661367136813691370137113721373137413751376137713781379138013811382138313841385138613871388138913901391139213931394139513961397139813991400140114021403140414051406140714081409141014111412141314141415141614171418141914201421142214231424142514261427142814291430143114321433143414351436143714381439144014411442144314441445144614471448144914501451145214531454145514561457145814591460146114621463146414651466146714681469147014711472147314741475147614771478147914801481148214831484148514861487148814891490149114921493149414951496149714981499150015011502150315041505150615071508150915101511151215131514151515161517151815191520152115221523152415251526152715281529153015311532153315341535153615371538153915401541154215431544154515461547154815491550155115521553155415551556155715581559156015611562156315641565156615671568156915701571157215731574157515761577157815791580158115821583158415851586158715881589159015911592159315941595159615971598159916001601160216031604160516061607160816091610161116121613161416151616161716181619162016211622162316241625162616271628162916301631163216331634163516361637163816391640164116421643164416451646164716481649165016511652165316541655165616571658165916601661166216631664166516661667166816691670167116721673167416751676167716781679168016811682168316841685168616871688168916901691169216931694169516961697169816991700170117021703170417051706170717081709171017111712171317141715171617171718171917201721172217231724172517261727172817291730173117321733173417351736173717381739174017411742174317441745174617471748174917501751175217531754175517561757175817591760176117621763176417651766176717681769177017711772177317741775177617771778177917801781178217831784178517861787178817891790179117921793179417951796179717981799180018011802180318041805180618071808180918101811181218131814181518161817181818191820182118221823182418251826182718281829183018311832183318341835183618371838183918401841184218431844
  1. /*
  2. *******************************************************************************
  3. ** O.S : Linux
  4. ** FILE NAME : arcmsr_hba.c
  5. ** BY : Erich Chen
  6. ** Description: SCSI RAID Device Driver for
  7. ** ARECA RAID Host adapter
  8. *******************************************************************************
  9. ** Copyright (C) 2002 - 2005, Areca Technology Corporation All rights reserved
  10. **
  11. ** Web site: www.areca.com.tw
  12. ** E-mail: erich@areca.com.tw
  13. **
  14. ** This program is free software; you can redistribute it and/or modify
  15. ** it under the terms of the GNU General Public License version 2 as
  16. ** published by the Free Software Foundation.
  17. ** This program is distributed in the hope that it will be useful,
  18. ** but WITHOUT ANY WARRANTY; without even the implied warranty of
  19. ** MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
  20. ** GNU General Public License for more details.
  21. *******************************************************************************
  22. ** Redistribution and use in source and binary forms, with or without
  23. ** modification, are permitted provided that the following conditions
  24. ** are met:
  25. ** 1. Redistributions of source code must retain the above copyright
  26. ** notice, this list of conditions and the following disclaimer.
  27. ** 2. Redistributions in binary form must reproduce the above copyright
  28. ** notice, this list of conditions and the following disclaimer in the
  29. ** documentation and/or other materials provided with the distribution.
  30. ** 3. The name of the author may not be used to endorse or promote products
  31. ** derived from this software without specific prior written permission.
  32. **
  33. ** THIS SOFTWARE IS PROVIDED BY THE AUTHOR ``AS IS'' AND ANY EXPRESS OR
  34. ** IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES
  35. ** OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE DISCLAIMED.
  36. ** IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR ANY DIRECT, INDIRECT,
  37. ** INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES(INCLUDING,BUT
  38. ** NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
  39. ** DATA, OR PROFITS; OR BUSINESS INTERRUPTION)HOWEVER CAUSED AND ON ANY
  40. ** THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
  41. ** (INCLUDING NEGLIGENCE OR OTHERWISE)ARISING IN ANY WAY OUT OF THE USE OF
  42. ** THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
  43. *******************************************************************************
  44. ** For history of changes, see Documentation/scsi/ChangeLog.arcmsr
  45. ** Firmware Specification, see Documentation/scsi/arcmsr_spec.txt
  46. *******************************************************************************
  47. */
  48. #include <linux/module.h>
  49. #include <linux/reboot.h>
  50. #include <linux/spinlock.h>
  51. #include <linux/pci_ids.h>
  52. #include <linux/interrupt.h>
  53. #include <linux/moduleparam.h>
  54. #include <linux/errno.h>
  55. #include <linux/types.h>
  56. #include <linux/delay.h>
  57. #include <linux/dma-mapping.h>
  58. #include <linux/timer.h>
  59. #include <linux/pci.h>
  60. #include <linux/aer.h>
  61. #include <asm/dma.h>
  62. #include <asm/io.h>
  63. #include <asm/system.h>
  64. #include <asm/uaccess.h>
  65. #include <scsi/scsi_host.h>
  66. #include <scsi/scsi.h>
  67. #include <scsi/scsi_cmnd.h>
  68. #include <scsi/scsi_tcq.h>
  69. #include <scsi/scsi_device.h>
  70. #include <scsi/scsi_transport.h>
  71. #include <scsi/scsicam.h>
  72. #include "arcmsr.h"
  73. MODULE_AUTHOR("Erich Chen <erich@areca.com.tw>");
  74. MODULE_DESCRIPTION("ARECA (ARC11xx/12xx/13xx/16xx) SATA/SAS RAID HOST Adapter");
  75. MODULE_LICENSE("Dual BSD/GPL");
  76. MODULE_VERSION(ARCMSR_DRIVER_VERSION);
  77. static int arcmsr_iop_message_xfer(struct AdapterControlBlock *acb, struct scsi_cmnd *cmd);
  78. static int arcmsr_abort(struct scsi_cmnd *);
  79. static int arcmsr_bus_reset(struct scsi_cmnd *);
  80. static int arcmsr_bios_param(struct scsi_device *sdev,
  81. struct block_device *bdev, sector_t capacity, int *info);
  82. static int arcmsr_queue_command(struct scsi_cmnd * cmd,
  83. void (*done) (struct scsi_cmnd *));
  84. static int arcmsr_probe(struct pci_dev *pdev,
  85. const struct pci_device_id *id);
  86. static void arcmsr_remove(struct pci_dev *pdev);
  87. static void arcmsr_shutdown(struct pci_dev *pdev);
  88. static void arcmsr_iop_init(struct AdapterControlBlock *acb);
  89. static void arcmsr_free_ccb_pool(struct AdapterControlBlock *acb);
  90. static void arcmsr_stop_adapter_bgrb(struct AdapterControlBlock *acb);
  91. static void arcmsr_flush_adapter_cache(struct AdapterControlBlock *acb);
  92. static uint8_t arcmsr_wait_msgint_ready(struct AdapterControlBlock *acb);
  93. static const char *arcmsr_info(struct Scsi_Host *);
  94. static irqreturn_t arcmsr_interrupt(struct AdapterControlBlock *acb);
  95. static pci_ers_result_t arcmsr_pci_error_detected(struct pci_dev *pdev,
  96. pci_channel_state_t state);
  97. static pci_ers_result_t arcmsr_pci_slot_reset(struct pci_dev *pdev);
  98. static int arcmsr_adjust_disk_queue_depth(struct scsi_device *sdev, int queue_depth)
  99. {
  100. if (queue_depth > ARCMSR_MAX_CMD_PERLUN)
  101. queue_depth = ARCMSR_MAX_CMD_PERLUN;
  102. scsi_adjust_queue_depth(sdev, MSG_ORDERED_TAG, queue_depth);
  103. return queue_depth;
  104. }
  105. static struct scsi_host_template arcmsr_scsi_host_template = {
  106. .module = THIS_MODULE,
  107. .name = "ARCMSR ARECA SATA/SAS RAID HOST Adapter"
  108. ARCMSR_DRIVER_VERSION,
  109. .info = arcmsr_info,
  110. .queuecommand = arcmsr_queue_command,
  111. .eh_abort_handler = arcmsr_abort,
  112. .eh_bus_reset_handler = arcmsr_bus_reset,
  113. .bios_param = arcmsr_bios_param,
  114. .change_queue_depth = arcmsr_adjust_disk_queue_depth,
  115. .can_queue = ARCMSR_MAX_OUTSTANDING_CMD,
  116. .this_id = ARCMSR_SCSI_INITIATOR_ID,
  117. .sg_tablesize = ARCMSR_MAX_SG_ENTRIES,
  118. .max_sectors = ARCMSR_MAX_XFER_SECTORS,
  119. .cmd_per_lun = ARCMSR_MAX_CMD_PERLUN,
  120. .use_clustering = ENABLE_CLUSTERING,
  121. .shost_attrs = arcmsr_host_attrs,
  122. };
  123. static struct pci_error_handlers arcmsr_pci_error_handlers = {
  124. .error_detected = arcmsr_pci_error_detected,
  125. .slot_reset = arcmsr_pci_slot_reset,
  126. };
  127. static struct pci_device_id arcmsr_device_id_table[] = {
  128. {PCI_DEVICE(PCI_VENDOR_ID_ARECA, PCI_DEVICE_ID_ARECA_1110)},
  129. {PCI_DEVICE(PCI_VENDOR_ID_ARECA, PCI_DEVICE_ID_ARECA_1120)},
  130. {PCI_DEVICE(PCI_VENDOR_ID_ARECA, PCI_DEVICE_ID_ARECA_1130)},
  131. {PCI_DEVICE(PCI_VENDOR_ID_ARECA, PCI_DEVICE_ID_ARECA_1160)},
  132. {PCI_DEVICE(PCI_VENDOR_ID_ARECA, PCI_DEVICE_ID_ARECA_1170)},
  133. {PCI_DEVICE(PCI_VENDOR_ID_ARECA, PCI_DEVICE_ID_ARECA_1210)},
  134. {PCI_DEVICE(PCI_VENDOR_ID_ARECA, PCI_DEVICE_ID_ARECA_1220)},
  135. {PCI_DEVICE(PCI_VENDOR_ID_ARECA, PCI_DEVICE_ID_ARECA_1230)},
  136. {PCI_DEVICE(PCI_VENDOR_ID_ARECA, PCI_DEVICE_ID_ARECA_1260)},
  137. {PCI_DEVICE(PCI_VENDOR_ID_ARECA, PCI_DEVICE_ID_ARECA_1270)},
  138. {PCI_DEVICE(PCI_VENDOR_ID_ARECA, PCI_DEVICE_ID_ARECA_1280)},
  139. {PCI_DEVICE(PCI_VENDOR_ID_ARECA, PCI_DEVICE_ID_ARECA_1380)},
  140. {PCI_DEVICE(PCI_VENDOR_ID_ARECA, PCI_DEVICE_ID_ARECA_1381)},
  141. {PCI_DEVICE(PCI_VENDOR_ID_ARECA, PCI_DEVICE_ID_ARECA_1680)},
  142. {PCI_DEVICE(PCI_VENDOR_ID_ARECA, PCI_DEVICE_ID_ARECA_1681)},
  143. {0, 0}, /* Terminating entry */
  144. };
  145. MODULE_DEVICE_TABLE(pci, arcmsr_device_id_table);
  146. static struct pci_driver arcmsr_pci_driver = {
  147. .name = "arcmsr",
  148. .id_table = arcmsr_device_id_table,
  149. .probe = arcmsr_probe,
  150. .remove = arcmsr_remove,
  151. .shutdown = arcmsr_shutdown,
  152. .err_handler = &arcmsr_pci_error_handlers,
  153. };
  154. static irqreturn_t arcmsr_do_interrupt(int irq, void *dev_id)
  155. {
  156. irqreturn_t handle_state;
  157. struct AdapterControlBlock *acb;
  158. unsigned long flags;
  159. acb = (struct AdapterControlBlock *)dev_id;
  160. spin_lock_irqsave(acb->host->host_lock, flags);
  161. handle_state = arcmsr_interrupt(acb);
  162. spin_unlock_irqrestore(acb->host->host_lock, flags);
  163. return handle_state;
  164. }
  165. static int arcmsr_bios_param(struct scsi_device *sdev,
  166. struct block_device *bdev, sector_t capacity, int *geom)
  167. {
  168. int ret, heads, sectors, cylinders, total_capacity;
  169. unsigned char *buffer;/* return copy of block device's partition table */
  170. buffer = scsi_bios_ptable(bdev);
  171. if (buffer) {
  172. ret = scsi_partsize(buffer, capacity, &geom[2], &geom[0], &geom[1]);
  173. kfree(buffer);
  174. if (ret != -1)
  175. return ret;
  176. }
  177. total_capacity = capacity;
  178. heads = 64;
  179. sectors = 32;
  180. cylinders = total_capacity / (heads * sectors);
  181. if (cylinders > 1024) {
  182. heads = 255;
  183. sectors = 63;
  184. cylinders = total_capacity / (heads * sectors);
  185. }
  186. geom[0] = heads;
  187. geom[1] = sectors;
  188. geom[2] = cylinders;
  189. return 0;
  190. }
  191. static int arcmsr_alloc_ccb_pool(struct AdapterControlBlock *acb)
  192. {
  193. struct pci_dev *pdev = acb->pdev;
  194. struct MessageUnit __iomem *reg = acb->pmu;
  195. u32 ccb_phyaddr_hi32;
  196. void *dma_coherent;
  197. dma_addr_t dma_coherent_handle, dma_addr;
  198. struct CommandControlBlock *ccb_tmp;
  199. int i, j;
  200. dma_coherent = dma_alloc_coherent(&pdev->dev,
  201. ARCMSR_MAX_FREECCB_NUM *
  202. sizeof (struct CommandControlBlock) + 0x20,
  203. &dma_coherent_handle, GFP_KERNEL);
  204. if (!dma_coherent)
  205. return -ENOMEM;
  206. acb->dma_coherent = dma_coherent;
  207. acb->dma_coherent_handle = dma_coherent_handle;
  208. if (((unsigned long)dma_coherent & 0x1F)) {
  209. dma_coherent = dma_coherent +
  210. (0x20 - ((unsigned long)dma_coherent & 0x1F));
  211. dma_coherent_handle = dma_coherent_handle +
  212. (0x20 - ((unsigned long)dma_coherent_handle & 0x1F));
  213. }
  214. dma_addr = dma_coherent_handle;
  215. ccb_tmp = (struct CommandControlBlock *)dma_coherent;
  216. for (i = 0; i < ARCMSR_MAX_FREECCB_NUM; i++) {
  217. ccb_tmp->cdb_shifted_phyaddr = dma_addr >> 5;
  218. ccb_tmp->acb = acb;
  219. acb->pccb_pool[i] = ccb_tmp;
  220. list_add_tail(&ccb_tmp->list, &acb->ccb_free_list);
  221. dma_addr = dma_addr + sizeof (struct CommandControlBlock);
  222. ccb_tmp++;
  223. }
  224. acb->vir2phy_offset = (unsigned long)ccb_tmp -
  225. (unsigned long)dma_addr;
  226. for (i = 0; i < ARCMSR_MAX_TARGETID; i++)
  227. for (j = 0; j < ARCMSR_MAX_TARGETLUN; j++)
  228. acb->devstate[i][j] = ARECA_RAID_GOOD;
  229. /*
  230. ** here we need to tell iop 331 our ccb_tmp.HighPart
  231. ** if ccb_tmp.HighPart is not zero
  232. */
  233. ccb_phyaddr_hi32 = (uint32_t) ((dma_coherent_handle >> 16) >> 16);
  234. if (ccb_phyaddr_hi32 != 0) {
  235. writel(ARCMSR_SIGNATURE_SET_CONFIG, &reg->message_rwbuffer[0]);
  236. writel(ccb_phyaddr_hi32, &reg->message_rwbuffer[1]);
  237. writel(ARCMSR_INBOUND_MESG0_SET_CONFIG, &reg->inbound_msgaddr0);
  238. if (arcmsr_wait_msgint_ready(acb))
  239. printk(KERN_NOTICE "arcmsr%d: "
  240. "'set ccb high part physical address' timeout\n",
  241. acb->host->host_no);
  242. }
  243. writel(readl(&reg->outbound_intmask) |
  244. ARCMSR_MU_OUTBOUND_ALL_INTMASKENABLE,
  245. &reg->outbound_intmask);
  246. return 0;
  247. }
  248. static int arcmsr_probe(struct pci_dev *pdev,
  249. const struct pci_device_id *id)
  250. {
  251. struct Scsi_Host *host;
  252. struct AdapterControlBlock *acb;
  253. uint8_t bus, dev_fun;
  254. int error;
  255. error = pci_enable_device(pdev);
  256. if (error)
  257. goto out;
  258. pci_set_master(pdev);
  259. host = scsi_host_alloc(&arcmsr_scsi_host_template,
  260. sizeof(struct AdapterControlBlock));
  261. if (!host) {
  262. error = -ENOMEM;
  263. goto out_disable_device;
  264. }
  265. acb = (struct AdapterControlBlock *)host->hostdata;
  266. memset(acb, 0, sizeof (struct AdapterControlBlock));
  267. error = pci_set_dma_mask(pdev, DMA_64BIT_MASK);
  268. if (error) {
  269. error = pci_set_dma_mask(pdev, DMA_32BIT_MASK);
  270. if (error) {
  271. printk(KERN_WARNING
  272. "scsi%d: No suitable DMA mask available\n",
  273. host->host_no);
  274. goto out_host_put;
  275. }
  276. }
  277. bus = pdev->bus->number;
  278. dev_fun = pdev->devfn;
  279. acb->host = host;
  280. acb->pdev = pdev;
  281. host->max_sectors = ARCMSR_MAX_XFER_SECTORS;
  282. host->max_lun = ARCMSR_MAX_TARGETLUN;
  283. host->max_id = ARCMSR_MAX_TARGETID;/*16:8*/
  284. host->max_cmd_len = 16; /*this is issue of 64bit LBA, over 2T byte*/
  285. host->sg_tablesize = ARCMSR_MAX_SG_ENTRIES;
  286. host->can_queue = ARCMSR_MAX_FREECCB_NUM; /* max simultaneous cmds */
  287. host->cmd_per_lun = ARCMSR_MAX_CMD_PERLUN;
  288. host->this_id = ARCMSR_SCSI_INITIATOR_ID;
  289. host->unique_id = (bus << 8) | dev_fun;
  290. host->irq = pdev->irq;
  291. error = pci_request_regions(pdev, "arcmsr");
  292. if (error)
  293. goto out_host_put;
  294. acb->pmu = ioremap(pci_resource_start(pdev, 0),
  295. pci_resource_len(pdev, 0));
  296. if (!acb->pmu) {
  297. printk(KERN_NOTICE "arcmsr%d: memory"
  298. " mapping region fail \n", acb->host->host_no);
  299. goto out_release_regions;
  300. }
  301. acb->acb_flags |= (ACB_F_MESSAGE_WQBUFFER_CLEARED |
  302. ACB_F_MESSAGE_RQBUFFER_CLEARED |
  303. ACB_F_MESSAGE_WQBUFFER_READED);
  304. acb->acb_flags &= ~ACB_F_SCSISTOPADAPTER;
  305. INIT_LIST_HEAD(&acb->ccb_free_list);
  306. error = arcmsr_alloc_ccb_pool(acb);
  307. if (error)
  308. goto out_iounmap;
  309. error = request_irq(pdev->irq, arcmsr_do_interrupt,
  310. IRQF_DISABLED | IRQF_SHARED, "arcmsr", acb);
  311. if (error)
  312. goto out_free_ccb_pool;
  313. arcmsr_iop_init(acb);
  314. pci_set_drvdata(pdev, host);
  315. if (strncmp(acb->firm_version, "V1.42", 5) >= 0)
  316. host->max_sectors= ARCMSR_MAX_XFER_SECTORS_B;
  317. error = scsi_add_host(host, &pdev->dev);
  318. if (error)
  319. goto out_free_irq;
  320. error = arcmsr_alloc_sysfs_attr(acb);
  321. if (error)
  322. goto out_free_sysfs;
  323. scsi_scan_host(host);
  324. pci_enable_pcie_error_reporting(pdev);
  325. return 0;
  326. out_free_sysfs:
  327. out_free_irq:
  328. free_irq(pdev->irq, acb);
  329. out_free_ccb_pool:
  330. arcmsr_free_ccb_pool(acb);
  331. out_iounmap:
  332. iounmap(acb->pmu);
  333. out_release_regions:
  334. pci_release_regions(pdev);
  335. out_host_put:
  336. scsi_host_put(host);
  337. out_disable_device:
  338. pci_disable_device(pdev);
  339. out:
  340. return error;
  341. }
  342. static void arcmsr_abort_allcmd(struct AdapterControlBlock *acb)
  343. {
  344. struct MessageUnit __iomem *reg = acb->pmu;
  345. writel(ARCMSR_INBOUND_MESG0_ABORT_CMD, &reg->inbound_msgaddr0);
  346. if (arcmsr_wait_msgint_ready(acb))
  347. printk(KERN_NOTICE
  348. "arcmsr%d: wait 'abort all outstanding command' timeout \n"
  349. , acb->host->host_no);
  350. }
  351. static void arcmsr_pci_unmap_dma(struct CommandControlBlock *ccb)
  352. {
  353. struct scsi_cmnd *pcmd = ccb->pcmd;
  354. scsi_dma_unmap(pcmd);
  355. }
  356. static void arcmsr_ccb_complete(struct CommandControlBlock *ccb, int stand_flag)
  357. {
  358. struct AdapterControlBlock *acb = ccb->acb;
  359. struct scsi_cmnd *pcmd = ccb->pcmd;
  360. arcmsr_pci_unmap_dma(ccb);
  361. if (stand_flag == 1)
  362. atomic_dec(&acb->ccboutstandingcount);
  363. ccb->startdone = ARCMSR_CCB_DONE;
  364. ccb->ccb_flags = 0;
  365. list_add_tail(&ccb->list, &acb->ccb_free_list);
  366. pcmd->scsi_done(pcmd);
  367. }
  368. static void arcmsr_remove(struct pci_dev *pdev)
  369. {
  370. struct Scsi_Host *host = pci_get_drvdata(pdev);
  371. struct AdapterControlBlock *acb =
  372. (struct AdapterControlBlock *) host->hostdata;
  373. struct MessageUnit __iomem *reg = acb->pmu;
  374. int poll_count = 0;
  375. arcmsr_free_sysfs_attr(acb);
  376. scsi_remove_host(host);
  377. arcmsr_stop_adapter_bgrb(acb);
  378. arcmsr_flush_adapter_cache(acb);
  379. writel(readl(&reg->outbound_intmask) |
  380. ARCMSR_MU_OUTBOUND_ALL_INTMASKENABLE,
  381. &reg->outbound_intmask);
  382. acb->acb_flags |= ACB_F_SCSISTOPADAPTER;
  383. acb->acb_flags &= ~ACB_F_IOP_INITED;
  384. for (poll_count = 0; poll_count < 256; poll_count++) {
  385. if (!atomic_read(&acb->ccboutstandingcount))
  386. break;
  387. arcmsr_interrupt(acb);
  388. msleep(25);
  389. }
  390. if (atomic_read(&acb->ccboutstandingcount)) {
  391. int i;
  392. arcmsr_abort_allcmd(acb);
  393. for (i = 0; i < ARCMSR_MAX_OUTSTANDING_CMD; i++)
  394. readl(&reg->outbound_queueport);
  395. for (i = 0; i < ARCMSR_MAX_FREECCB_NUM; i++) {
  396. struct CommandControlBlock *ccb = acb->pccb_pool[i];
  397. if (ccb->startdone == ARCMSR_CCB_START) {
  398. ccb->startdone = ARCMSR_CCB_ABORTED;
  399. ccb->pcmd->result = DID_ABORT << 16;
  400. arcmsr_ccb_complete(ccb, 1);
  401. }
  402. }
  403. }
  404. free_irq(pdev->irq, acb);
  405. iounmap(acb->pmu);
  406. arcmsr_free_ccb_pool(acb);
  407. pci_release_regions(pdev);
  408. scsi_host_put(host);
  409. pci_disable_device(pdev);
  410. pci_set_drvdata(pdev, NULL);
  411. }
  412. static void arcmsr_shutdown(struct pci_dev *pdev)
  413. {
  414. struct Scsi_Host *host = pci_get_drvdata(pdev);
  415. struct AdapterControlBlock *acb =
  416. (struct AdapterControlBlock *)host->hostdata;
  417. arcmsr_stop_adapter_bgrb(acb);
  418. arcmsr_flush_adapter_cache(acb);
  419. }
  420. static int arcmsr_module_init(void)
  421. {
  422. int error = 0;
  423. error = pci_register_driver(&arcmsr_pci_driver);
  424. return error;
  425. }
  426. static void arcmsr_module_exit(void)
  427. {
  428. pci_unregister_driver(&arcmsr_pci_driver);
  429. }
  430. module_init(arcmsr_module_init);
  431. module_exit(arcmsr_module_exit);
  432. static u32 arcmsr_disable_outbound_ints(struct AdapterControlBlock *acb)
  433. {
  434. struct MessageUnit __iomem *reg = acb->pmu;
  435. u32 orig_mask = readl(&reg->outbound_intmask);
  436. writel(orig_mask | ARCMSR_MU_OUTBOUND_ALL_INTMASKENABLE,
  437. &reg->outbound_intmask);
  438. return orig_mask;
  439. }
  440. static void arcmsr_enable_outbound_ints(struct AdapterControlBlock *acb,
  441. u32 orig_mask)
  442. {
  443. struct MessageUnit __iomem *reg = acb->pmu;
  444. u32 mask;
  445. mask = orig_mask & ~(ARCMSR_MU_OUTBOUND_POSTQUEUE_INTMASKENABLE |
  446. ARCMSR_MU_OUTBOUND_DOORBELL_INTMASKENABLE);
  447. writel(mask, &reg->outbound_intmask);
  448. }
  449. static void arcmsr_flush_adapter_cache(struct AdapterControlBlock *acb)
  450. {
  451. struct MessageUnit __iomem *reg = acb->pmu;
  452. writel(ARCMSR_INBOUND_MESG0_FLUSH_CACHE, &reg->inbound_msgaddr0);
  453. if (arcmsr_wait_msgint_ready(acb))
  454. printk(KERN_NOTICE
  455. "arcmsr%d: wait 'flush adapter cache' timeout \n"
  456. , acb->host->host_no);
  457. }
  458. static void arcmsr_report_sense_info(struct CommandControlBlock *ccb)
  459. {
  460. struct scsi_cmnd *pcmd = ccb->pcmd;
  461. struct SENSE_DATA *sensebuffer = (struct SENSE_DATA *)pcmd->sense_buffer;
  462. pcmd->result = DID_OK << 16;
  463. if (sensebuffer) {
  464. int sense_data_length =
  465. sizeof (struct SENSE_DATA) < sizeof (pcmd->sense_buffer)
  466. ? sizeof (struct SENSE_DATA) : sizeof (pcmd->sense_buffer);
  467. memset(sensebuffer, 0, sizeof (pcmd->sense_buffer));
  468. memcpy(sensebuffer, ccb->arcmsr_cdb.SenseData, sense_data_length);
  469. sensebuffer->ErrorCode = SCSI_SENSE_CURRENT_ERRORS;
  470. sensebuffer->Valid = 1;
  471. }
  472. }
  473. static uint8_t arcmsr_wait_msgint_ready(struct AdapterControlBlock *acb)
  474. {
  475. struct MessageUnit __iomem *reg = acb->pmu;
  476. uint32_t Index;
  477. uint8_t Retries = 0x00;
  478. do {
  479. for (Index = 0; Index < 100; Index++) {
  480. if (readl(&reg->outbound_intstatus)
  481. & ARCMSR_MU_OUTBOUND_MESSAGE0_INT) {
  482. writel(ARCMSR_MU_OUTBOUND_MESSAGE0_INT
  483. , &reg->outbound_intstatus);
  484. return 0x00;
  485. }
  486. msleep_interruptible(10);
  487. }/*max 1 seconds*/
  488. } while (Retries++ < 20);/*max 20 sec*/
  489. return 0xff;
  490. }
  491. static void arcmsr_build_ccb(struct AdapterControlBlock *acb,
  492. struct CommandControlBlock *ccb, struct scsi_cmnd *pcmd)
  493. {
  494. struct ARCMSR_CDB *arcmsr_cdb = (struct ARCMSR_CDB *)&ccb->arcmsr_cdb;
  495. int8_t *psge = (int8_t *)&arcmsr_cdb->u;
  496. uint32_t address_lo, address_hi;
  497. int arccdbsize = 0x30;
  498. int nseg;
  499. ccb->pcmd = pcmd;
  500. memset(arcmsr_cdb, 0, sizeof (struct ARCMSR_CDB));
  501. arcmsr_cdb->Bus = 0;
  502. arcmsr_cdb->TargetID = pcmd->device->id;
  503. arcmsr_cdb->LUN = pcmd->device->lun;
  504. arcmsr_cdb->Function = 1;
  505. arcmsr_cdb->CdbLength = (uint8_t)pcmd->cmd_len;
  506. arcmsr_cdb->Context = (unsigned long)arcmsr_cdb;
  507. memcpy(arcmsr_cdb->Cdb, pcmd->cmnd, pcmd->cmd_len);
  508. nseg = scsi_dma_map(pcmd);
  509. BUG_ON(nseg < 0);
  510. if (nseg) {
  511. int length, i, cdb_sgcount = 0;
  512. struct scatterlist *sg;
  513. /* map stor port SG list to our iop SG List. */
  514. scsi_for_each_sg(pcmd, sg, nseg, i) {
  515. /* Get the physical address of the current data pointer */
  516. length = cpu_to_le32(sg_dma_len(sg));
  517. address_lo = cpu_to_le32(dma_addr_lo32(sg_dma_address(sg)));
  518. address_hi = cpu_to_le32(dma_addr_hi32(sg_dma_address(sg)));
  519. if (address_hi == 0) {
  520. struct SG32ENTRY *pdma_sg = (struct SG32ENTRY *)psge;
  521. pdma_sg->address = address_lo;
  522. pdma_sg->length = length;
  523. psge += sizeof (struct SG32ENTRY);
  524. arccdbsize += sizeof (struct SG32ENTRY);
  525. } else {
  526. struct SG64ENTRY *pdma_sg = (struct SG64ENTRY *)psge;
  527. pdma_sg->addresshigh = address_hi;
  528. pdma_sg->address = address_lo;
  529. pdma_sg->length = length|IS_SG64_ADDR;
  530. psge += sizeof (struct SG64ENTRY);
  531. arccdbsize += sizeof (struct SG64ENTRY);
  532. }
  533. cdb_sgcount++;
  534. }
  535. arcmsr_cdb->sgcount = (uint8_t)cdb_sgcount;
  536. arcmsr_cdb->DataLength = scsi_bufflen(pcmd);
  537. if ( arccdbsize > 256)
  538. arcmsr_cdb->Flags |= ARCMSR_CDB_FLAG_SGL_BSIZE;
  539. }
  540. if (pcmd->sc_data_direction == DMA_TO_DEVICE ) {
  541. arcmsr_cdb->Flags |= ARCMSR_CDB_FLAG_WRITE;
  542. ccb->ccb_flags |= CCB_FLAG_WRITE;
  543. }
  544. }
  545. static void arcmsr_post_ccb(struct AdapterControlBlock *acb, struct CommandControlBlock *ccb)
  546. {
  547. struct MessageUnit __iomem *reg = acb->pmu;
  548. uint32_t cdb_shifted_phyaddr = ccb->cdb_shifted_phyaddr;
  549. struct ARCMSR_CDB *arcmsr_cdb = (struct ARCMSR_CDB *)&ccb->arcmsr_cdb;
  550. atomic_inc(&acb->ccboutstandingcount);
  551. ccb->startdone = ARCMSR_CCB_START;
  552. if (arcmsr_cdb->Flags & ARCMSR_CDB_FLAG_SGL_BSIZE)
  553. writel(cdb_shifted_phyaddr | ARCMSR_CCBPOST_FLAG_SGL_BSIZE,
  554. &reg->inbound_queueport);
  555. else
  556. writel(cdb_shifted_phyaddr, &reg->inbound_queueport);
  557. }
  558. void arcmsr_post_Qbuffer(struct AdapterControlBlock *acb)
  559. {
  560. struct MessageUnit __iomem *reg = acb->pmu;
  561. struct QBUFFER __iomem *pwbuffer = (struct QBUFFER __iomem *) &reg->message_wbuffer;
  562. uint8_t __iomem *iop_data = (uint8_t __iomem *) pwbuffer->data;
  563. int32_t allxfer_len = 0;
  564. if (acb->acb_flags & ACB_F_MESSAGE_WQBUFFER_READED) {
  565. acb->acb_flags &= (~ACB_F_MESSAGE_WQBUFFER_READED);
  566. while ((acb->wqbuf_firstindex != acb->wqbuf_lastindex)
  567. && (allxfer_len < 124)) {
  568. writeb(acb->wqbuffer[acb->wqbuf_firstindex], iop_data);
  569. acb->wqbuf_firstindex++;
  570. acb->wqbuf_firstindex %= ARCMSR_MAX_QBUFFER;
  571. iop_data++;
  572. allxfer_len++;
  573. }
  574. writel(allxfer_len, &pwbuffer->data_len);
  575. writel(ARCMSR_INBOUND_DRIVER_DATA_WRITE_OK
  576. , &reg->inbound_doorbell);
  577. }
  578. }
  579. static void arcmsr_stop_adapter_bgrb(struct AdapterControlBlock *acb)
  580. {
  581. struct MessageUnit __iomem *reg = acb->pmu;
  582. acb->acb_flags &= ~ACB_F_MSG_START_BGRB;
  583. writel(ARCMSR_INBOUND_MESG0_STOP_BGRB, &reg->inbound_msgaddr0);
  584. if (arcmsr_wait_msgint_ready(acb))
  585. printk(KERN_NOTICE
  586. "arcmsr%d: wait 'stop adapter background rebulid' timeout \n"
  587. , acb->host->host_no);
  588. }
  589. static void arcmsr_free_ccb_pool(struct AdapterControlBlock *acb)
  590. {
  591. dma_free_coherent(&acb->pdev->dev,
  592. ARCMSR_MAX_FREECCB_NUM * sizeof (struct CommandControlBlock) + 0x20,
  593. acb->dma_coherent,
  594. acb->dma_coherent_handle);
  595. }
  596. static irqreturn_t arcmsr_interrupt(struct AdapterControlBlock *acb)
  597. {
  598. struct MessageUnit __iomem *reg = acb->pmu;
  599. struct CommandControlBlock *ccb;
  600. uint32_t flag_ccb, outbound_intstatus, outbound_doorbell;
  601. outbound_intstatus = readl(&reg->outbound_intstatus)
  602. & acb->outbound_int_enable;
  603. writel(outbound_intstatus, &reg->outbound_intstatus);
  604. if (outbound_intstatus & ARCMSR_MU_OUTBOUND_DOORBELL_INT) {
  605. outbound_doorbell = readl(&reg->outbound_doorbell);
  606. writel(outbound_doorbell, &reg->outbound_doorbell);
  607. if (outbound_doorbell & ARCMSR_OUTBOUND_IOP331_DATA_WRITE_OK) {
  608. struct QBUFFER __iomem * prbuffer =
  609. (struct QBUFFER __iomem *) &reg->message_rbuffer;
  610. uint8_t __iomem * iop_data = (uint8_t __iomem *)prbuffer->data;
  611. int32_t my_empty_len, iop_len, rqbuf_firstindex, rqbuf_lastindex;
  612. rqbuf_lastindex = acb->rqbuf_lastindex;
  613. rqbuf_firstindex = acb->rqbuf_firstindex;
  614. iop_len = readl(&prbuffer->data_len);
  615. my_empty_len = (rqbuf_firstindex - rqbuf_lastindex - 1)
  616. &(ARCMSR_MAX_QBUFFER - 1);
  617. if (my_empty_len >= iop_len) {
  618. while (iop_len > 0) {
  619. acb->rqbuffer[acb->rqbuf_lastindex] = readb(iop_data);
  620. acb->rqbuf_lastindex++;
  621. acb->rqbuf_lastindex %= ARCMSR_MAX_QBUFFER;
  622. iop_data++;
  623. iop_len--;
  624. }
  625. writel(ARCMSR_INBOUND_DRIVER_DATA_READ_OK,
  626. &reg->inbound_doorbell);
  627. } else
  628. acb->acb_flags |= ACB_F_IOPDATA_OVERFLOW;
  629. }
  630. if (outbound_doorbell & ARCMSR_OUTBOUND_IOP331_DATA_READ_OK) {
  631. acb->acb_flags |= ACB_F_MESSAGE_WQBUFFER_READED;
  632. if (acb->wqbuf_firstindex != acb->wqbuf_lastindex) {
  633. struct QBUFFER __iomem * pwbuffer =
  634. (struct QBUFFER __iomem *) &reg->message_wbuffer;
  635. uint8_t __iomem * iop_data = (uint8_t __iomem *) pwbuffer->data;
  636. int32_t allxfer_len = 0;
  637. acb->acb_flags &= (~ACB_F_MESSAGE_WQBUFFER_READED);
  638. while ((acb->wqbuf_firstindex != acb->wqbuf_lastindex)
  639. && (allxfer_len < 124)) {
  640. writeb(acb->wqbuffer[acb->wqbuf_firstindex], iop_data);
  641. acb->wqbuf_firstindex++;
  642. acb->wqbuf_firstindex %= ARCMSR_MAX_QBUFFER;
  643. iop_data++;
  644. allxfer_len++;
  645. }
  646. writel(allxfer_len, &pwbuffer->data_len);
  647. writel(ARCMSR_INBOUND_DRIVER_DATA_WRITE_OK,
  648. &reg->inbound_doorbell);
  649. }
  650. if (acb->wqbuf_firstindex == acb->wqbuf_lastindex)
  651. acb->acb_flags |= ACB_F_MESSAGE_WQBUFFER_CLEARED;
  652. }
  653. }
  654. if (outbound_intstatus & ARCMSR_MU_OUTBOUND_POSTQUEUE_INT) {
  655. int id, lun;
  656. /*
  657. ****************************************************************
  658. ** areca cdb command done
  659. ****************************************************************
  660. */
  661. while (1) {
  662. if ((flag_ccb = readl(&reg->outbound_queueport)) == 0xFFFFFFFF)
  663. break;/*chip FIFO no ccb for completion already*/
  664. /* check if command done with no error*/
  665. ccb = (struct CommandControlBlock *)(acb->vir2phy_offset +
  666. (flag_ccb << 5));
  667. if ((ccb->acb != acb) || (ccb->startdone != ARCMSR_CCB_START)) {
  668. if (ccb->startdone == ARCMSR_CCB_ABORTED) {
  669. struct scsi_cmnd *abortcmd = ccb->pcmd;
  670. if (abortcmd) {
  671. abortcmd->result |= DID_ABORT >> 16;
  672. arcmsr_ccb_complete(ccb, 1);
  673. printk(KERN_NOTICE
  674. "arcmsr%d: ccb ='0x%p' isr got aborted command \n"
  675. , acb->host->host_no, ccb);
  676. }
  677. continue;
  678. }
  679. printk(KERN_NOTICE
  680. "arcmsr%d: isr get an illegal ccb command done acb = '0x%p'"
  681. "ccb = '0x%p' ccbacb = '0x%p' startdone = 0x%x"
  682. " ccboutstandingcount = %d \n"
  683. , acb->host->host_no
  684. , acb
  685. , ccb
  686. , ccb->acb
  687. , ccb->startdone
  688. , atomic_read(&acb->ccboutstandingcount));
  689. continue;
  690. }
  691. id = ccb->pcmd->device->id;
  692. lun = ccb->pcmd->device->lun;
  693. if (!(flag_ccb & ARCMSR_CCBREPLY_FLAG_ERROR)) {
  694. if (acb->devstate[id][lun] == ARECA_RAID_GONE)
  695. acb->devstate[id][lun] = ARECA_RAID_GOOD;
  696. ccb->pcmd->result = DID_OK << 16;
  697. arcmsr_ccb_complete(ccb, 1);
  698. } else {
  699. switch(ccb->arcmsr_cdb.DeviceStatus) {
  700. case ARCMSR_DEV_SELECT_TIMEOUT: {
  701. acb->devstate[id][lun] = ARECA_RAID_GONE;
  702. ccb->pcmd->result = DID_NO_CONNECT << 16;
  703. arcmsr_ccb_complete(ccb, 1);
  704. }
  705. break;
  706. case ARCMSR_DEV_ABORTED:
  707. case ARCMSR_DEV_INIT_FAIL: {
  708. acb->devstate[id][lun] = ARECA_RAID_GONE;
  709. ccb->pcmd->result = DID_BAD_TARGET << 16;
  710. arcmsr_ccb_complete(ccb, 1);
  711. }
  712. break;
  713. case ARCMSR_DEV_CHECK_CONDITION: {
  714. acb->devstate[id][lun] = ARECA_RAID_GOOD;
  715. arcmsr_report_sense_info(ccb);
  716. arcmsr_ccb_complete(ccb, 1);
  717. }
  718. break;
  719. default:
  720. printk(KERN_NOTICE
  721. "arcmsr%d: scsi id = %d lun = %d"
  722. " isr get command error done, "
  723. "but got unknown DeviceStatus = 0x%x \n"
  724. , acb->host->host_no
  725. , id
  726. , lun
  727. , ccb->arcmsr_cdb.DeviceStatus);
  728. acb->devstate[id][lun] = ARECA_RAID_GONE;
  729. ccb->pcmd->result = DID_NO_CONNECT << 16;
  730. arcmsr_ccb_complete(ccb, 1);
  731. break;
  732. }
  733. }
  734. }/*drain reply FIFO*/
  735. }
  736. if (!(outbound_intstatus & ARCMSR_MU_OUTBOUND_HANDLE_INT))
  737. return IRQ_NONE;
  738. return IRQ_HANDLED;
  739. }
  740. static void arcmsr_iop_parking(struct AdapterControlBlock *acb)
  741. {
  742. if (acb) {
  743. /* stop adapter background rebuild */
  744. if (acb->acb_flags & ACB_F_MSG_START_BGRB) {
  745. acb->acb_flags &= ~ACB_F_MSG_START_BGRB;
  746. arcmsr_stop_adapter_bgrb(acb);
  747. arcmsr_flush_adapter_cache(acb);
  748. }
  749. }
  750. }
  751. static int arcmsr_iop_message_xfer(struct AdapterControlBlock *acb, struct scsi_cmnd *cmd)
  752. {
  753. struct MessageUnit __iomem *reg = acb->pmu;
  754. struct CMD_MESSAGE_FIELD *pcmdmessagefld;
  755. int retvalue = 0, transfer_len = 0;
  756. char *buffer;
  757. struct scatterlist *sg;
  758. uint32_t controlcode = (uint32_t ) cmd->cmnd[5] << 24 |
  759. (uint32_t ) cmd->cmnd[6] << 16 |
  760. (uint32_t ) cmd->cmnd[7] << 8 |
  761. (uint32_t ) cmd->cmnd[8];
  762. /* 4 bytes: Areca io control code */
  763. sg = scsi_sglist(cmd);
  764. buffer = kmap_atomic(sg->page, KM_IRQ0) + sg->offset;
  765. if (scsi_sg_count(cmd) > 1) {
  766. retvalue = ARCMSR_MESSAGE_FAIL;
  767. goto message_out;
  768. }
  769. transfer_len += sg->length;
  770. if (transfer_len > sizeof(struct CMD_MESSAGE_FIELD)) {
  771. retvalue = ARCMSR_MESSAGE_FAIL;
  772. goto message_out;
  773. }
  774. pcmdmessagefld = (struct CMD_MESSAGE_FIELD *) buffer;
  775. switch(controlcode) {
  776. case ARCMSR_MESSAGE_READ_RQBUFFER: {
  777. unsigned long *ver_addr;
  778. dma_addr_t buf_handle;
  779. uint8_t *pQbuffer, *ptmpQbuffer;
  780. int32_t allxfer_len = 0;
  781. ver_addr = pci_alloc_consistent(acb->pdev, 1032, &buf_handle);
  782. if (!ver_addr) {
  783. retvalue = ARCMSR_MESSAGE_FAIL;
  784. goto message_out;
  785. }
  786. ptmpQbuffer = (uint8_t *) ver_addr;
  787. while ((acb->rqbuf_firstindex != acb->rqbuf_lastindex)
  788. && (allxfer_len < 1031)) {
  789. pQbuffer = &acb->rqbuffer[acb->rqbuf_firstindex];
  790. memcpy(ptmpQbuffer, pQbuffer, 1);
  791. acb->rqbuf_firstindex++;
  792. acb->rqbuf_firstindex %= ARCMSR_MAX_QBUFFER;
  793. ptmpQbuffer++;
  794. allxfer_len++;
  795. }
  796. if (acb->acb_flags & ACB_F_IOPDATA_OVERFLOW) {
  797. struct QBUFFER __iomem * prbuffer = (struct QBUFFER __iomem *)
  798. &reg->message_rbuffer;
  799. uint8_t __iomem * iop_data = (uint8_t __iomem *)prbuffer->data;
  800. int32_t iop_len;
  801. acb->acb_flags &= ~ACB_F_IOPDATA_OVERFLOW;
  802. iop_len = readl(&prbuffer->data_len);
  803. while (iop_len > 0) {
  804. acb->rqbuffer[acb->rqbuf_lastindex] = readb(iop_data);
  805. acb->rqbuf_lastindex++;
  806. acb->rqbuf_lastindex %= ARCMSR_MAX_QBUFFER;
  807. iop_data++;
  808. iop_len--;
  809. }
  810. writel(ARCMSR_INBOUND_DRIVER_DATA_READ_OK,
  811. &reg->inbound_doorbell);
  812. }
  813. memcpy(pcmdmessagefld->messagedatabuffer,
  814. (uint8_t *)ver_addr, allxfer_len);
  815. pcmdmessagefld->cmdmessage.Length = allxfer_len;
  816. pcmdmessagefld->cmdmessage.ReturnCode = ARCMSR_MESSAGE_RETURNCODE_OK;
  817. pci_free_consistent(acb->pdev, 1032, ver_addr, buf_handle);
  818. }
  819. break;
  820. case ARCMSR_MESSAGE_WRITE_WQBUFFER: {
  821. unsigned long *ver_addr;
  822. dma_addr_t buf_handle;
  823. int32_t my_empty_len, user_len, wqbuf_firstindex, wqbuf_lastindex;
  824. uint8_t *pQbuffer, *ptmpuserbuffer;
  825. ver_addr = pci_alloc_consistent(acb->pdev, 1032, &buf_handle);
  826. if (!ver_addr) {
  827. retvalue = ARCMSR_MESSAGE_FAIL;
  828. goto message_out;
  829. }
  830. ptmpuserbuffer = (uint8_t *)ver_addr;
  831. user_len = pcmdmessagefld->cmdmessage.Length;
  832. memcpy(ptmpuserbuffer, pcmdmessagefld->messagedatabuffer, user_len);
  833. wqbuf_lastindex = acb->wqbuf_lastindex;
  834. wqbuf_firstindex = acb->wqbuf_firstindex;
  835. if (wqbuf_lastindex != wqbuf_firstindex) {
  836. struct SENSE_DATA *sensebuffer =
  837. (struct SENSE_DATA *)cmd->sense_buffer;
  838. arcmsr_post_Qbuffer(acb);
  839. /* has error report sensedata */
  840. sensebuffer->ErrorCode = 0x70;
  841. sensebuffer->SenseKey = ILLEGAL_REQUEST;
  842. sensebuffer->AdditionalSenseLength = 0x0A;
  843. sensebuffer->AdditionalSenseCode = 0x20;
  844. sensebuffer->Valid = 1;
  845. retvalue = ARCMSR_MESSAGE_FAIL;
  846. } else {
  847. my_empty_len = (wqbuf_firstindex-wqbuf_lastindex - 1)
  848. &(ARCMSR_MAX_QBUFFER - 1);
  849. if (my_empty_len >= user_len) {
  850. while (user_len > 0) {
  851. pQbuffer =
  852. &acb->wqbuffer[acb->wqbuf_lastindex];
  853. memcpy(pQbuffer, ptmpuserbuffer, 1);
  854. acb->wqbuf_lastindex++;
  855. acb->wqbuf_lastindex %= ARCMSR_MAX_QBUFFER;
  856. ptmpuserbuffer++;
  857. user_len--;
  858. }
  859. if (acb->acb_flags & ACB_F_MESSAGE_WQBUFFER_CLEARED) {
  860. acb->acb_flags &=
  861. ~ACB_F_MESSAGE_WQBUFFER_CLEARED;
  862. arcmsr_post_Qbuffer(acb);
  863. }
  864. } else {
  865. /* has error report sensedata */
  866. struct SENSE_DATA *sensebuffer =
  867. (struct SENSE_DATA *)cmd->sense_buffer;
  868. sensebuffer->ErrorCode = 0x70;
  869. sensebuffer->SenseKey = ILLEGAL_REQUEST;
  870. sensebuffer->AdditionalSenseLength = 0x0A;
  871. sensebuffer->AdditionalSenseCode = 0x20;
  872. sensebuffer->Valid = 1;
  873. retvalue = ARCMSR_MESSAGE_FAIL;
  874. }
  875. }
  876. pci_free_consistent(acb->pdev, 1032, ver_addr, buf_handle);
  877. }
  878. break;
  879. case ARCMSR_MESSAGE_CLEAR_RQBUFFER: {
  880. uint8_t *pQbuffer = acb->rqbuffer;
  881. if (acb->acb_flags & ACB_F_IOPDATA_OVERFLOW) {
  882. acb->acb_flags &= ~ACB_F_IOPDATA_OVERFLOW;
  883. writel(ARCMSR_INBOUND_DRIVER_DATA_READ_OK,
  884. &reg->inbound_doorbell);
  885. }
  886. acb->acb_flags |= ACB_F_MESSAGE_RQBUFFER_CLEARED;
  887. acb->rqbuf_firstindex = 0;
  888. acb->rqbuf_lastindex = 0;
  889. memset(pQbuffer, 0, ARCMSR_MAX_QBUFFER);
  890. pcmdmessagefld->cmdmessage.ReturnCode =
  891. ARCMSR_MESSAGE_RETURNCODE_OK;
  892. }
  893. break;
  894. case ARCMSR_MESSAGE_CLEAR_WQBUFFER: {
  895. uint8_t *pQbuffer = acb->wqbuffer;
  896. if (acb->acb_flags & ACB_F_IOPDATA_OVERFLOW) {
  897. acb->acb_flags &= ~ACB_F_IOPDATA_OVERFLOW;
  898. writel(ARCMSR_INBOUND_DRIVER_DATA_READ_OK
  899. , &reg->inbound_doorbell);
  900. }
  901. acb->acb_flags |=
  902. (ACB_F_MESSAGE_WQBUFFER_CLEARED |
  903. ACB_F_MESSAGE_WQBUFFER_READED);
  904. acb->wqbuf_firstindex = 0;
  905. acb->wqbuf_lastindex = 0;
  906. memset(pQbuffer, 0, ARCMSR_MAX_QBUFFER);
  907. pcmdmessagefld->cmdmessage.ReturnCode =
  908. ARCMSR_MESSAGE_RETURNCODE_OK;
  909. }
  910. break;
  911. case ARCMSR_MESSAGE_CLEAR_ALLQBUFFER: {
  912. uint8_t *pQbuffer;
  913. if (acb->acb_flags & ACB_F_IOPDATA_OVERFLOW) {
  914. acb->acb_flags &= ~ACB_F_IOPDATA_OVERFLOW;
  915. writel(ARCMSR_INBOUND_DRIVER_DATA_READ_OK
  916. , &reg->inbound_doorbell);
  917. }
  918. acb->acb_flags |=
  919. (ACB_F_MESSAGE_WQBUFFER_CLEARED
  920. | ACB_F_MESSAGE_RQBUFFER_CLEARED
  921. | ACB_F_MESSAGE_WQBUFFER_READED);
  922. acb->rqbuf_firstindex = 0;
  923. acb->rqbuf_lastindex = 0;
  924. acb->wqbuf_firstindex = 0;
  925. acb->wqbuf_lastindex = 0;
  926. pQbuffer = acb->rqbuffer;
  927. memset(pQbuffer, 0, sizeof (struct QBUFFER));
  928. pQbuffer = acb->wqbuffer;
  929. memset(pQbuffer, 0, sizeof (struct QBUFFER));
  930. pcmdmessagefld->cmdmessage.ReturnCode = ARCMSR_MESSAGE_RETURNCODE_OK;
  931. }
  932. break;
  933. case ARCMSR_MESSAGE_RETURN_CODE_3F: {
  934. pcmdmessagefld->cmdmessage.ReturnCode = ARCMSR_MESSAGE_RETURNCODE_3F;
  935. }
  936. break;
  937. case ARCMSR_MESSAGE_SAY_HELLO: {
  938. int8_t * hello_string = "Hello! I am ARCMSR";
  939. memcpy(pcmdmessagefld->messagedatabuffer, hello_string
  940. , (int16_t)strlen(hello_string));
  941. pcmdmessagefld->cmdmessage.ReturnCode = ARCMSR_MESSAGE_RETURNCODE_OK;
  942. }
  943. break;
  944. case ARCMSR_MESSAGE_SAY_GOODBYE:
  945. arcmsr_iop_parking(acb);
  946. break;
  947. case ARCMSR_MESSAGE_FLUSH_ADAPTER_CACHE:
  948. arcmsr_flush_adapter_cache(acb);
  949. break;
  950. default:
  951. retvalue = ARCMSR_MESSAGE_FAIL;
  952. }
  953. message_out:
  954. sg = scsi_sglist(cmd);
  955. kunmap_atomic(buffer - sg->offset, KM_IRQ0);
  956. return retvalue;
  957. }
  958. static struct CommandControlBlock *arcmsr_get_freeccb(struct AdapterControlBlock *acb)
  959. {
  960. struct list_head *head = &acb->ccb_free_list;
  961. struct CommandControlBlock *ccb = NULL;
  962. if (!list_empty(head)) {
  963. ccb = list_entry(head->next, struct CommandControlBlock, list);
  964. list_del(head->next);
  965. }
  966. return ccb;
  967. }
  968. static void arcmsr_handle_virtual_command(struct AdapterControlBlock *acb,
  969. struct scsi_cmnd *cmd)
  970. {
  971. switch (cmd->cmnd[0]) {
  972. case INQUIRY: {
  973. unsigned char inqdata[36];
  974. char *buffer;
  975. struct scatterlist *sg;
  976. if (cmd->device->lun) {
  977. cmd->result = (DID_TIME_OUT << 16);
  978. cmd->scsi_done(cmd);
  979. return;
  980. }
  981. inqdata[0] = TYPE_PROCESSOR;
  982. /* Periph Qualifier & Periph Dev Type */
  983. inqdata[1] = 0;
  984. /* rem media bit & Dev Type Modifier */
  985. inqdata[2] = 0;
  986. /* ISO, ECMA, & ANSI versions */
  987. inqdata[4] = 31;
  988. /* length of additional data */
  989. strncpy(&inqdata[8], "Areca ", 8);
  990. /* Vendor Identification */
  991. strncpy(&inqdata[16], "RAID controller ", 16);
  992. /* Product Identification */
  993. strncpy(&inqdata[32], "R001", 4); /* Product Revision */
  994. sg = scsi_sglist(cmd);
  995. buffer = kmap_atomic(sg->page, KM_IRQ0) + sg->offset;
  996. memcpy(buffer, inqdata, sizeof(inqdata));
  997. sg = scsi_sglist(cmd);
  998. kunmap_atomic(buffer - sg->offset, KM_IRQ0);
  999. cmd->scsi_done(cmd);
  1000. }
  1001. break;
  1002. case WRITE_BUFFER:
  1003. case READ_BUFFER: {
  1004. if (arcmsr_iop_message_xfer(acb, cmd))
  1005. cmd->result = (DID_ERROR << 16);
  1006. cmd->scsi_done(cmd);
  1007. }
  1008. break;
  1009. default:
  1010. cmd->scsi_done(cmd);
  1011. }
  1012. }
  1013. static int arcmsr_queue_command(struct scsi_cmnd *cmd,
  1014. void (* done)(struct scsi_cmnd *))
  1015. {
  1016. struct Scsi_Host *host = cmd->device->host;
  1017. struct AdapterControlBlock *acb =
  1018. (struct AdapterControlBlock *) host->hostdata;
  1019. struct CommandControlBlock *ccb;
  1020. int target = cmd->device->id;
  1021. int lun = cmd->device->lun;
  1022. cmd->scsi_done = done;
  1023. cmd->host_scribble = NULL;
  1024. cmd->result = 0;
  1025. if (acb->acb_flags & ACB_F_BUS_RESET) {
  1026. printk(KERN_NOTICE "arcmsr%d: bus reset"
  1027. " and return busy \n"
  1028. , acb->host->host_no);
  1029. return SCSI_MLQUEUE_HOST_BUSY;
  1030. }
  1031. if (target == 16) {
  1032. /* virtual device for iop message transfer */
  1033. arcmsr_handle_virtual_command(acb, cmd);
  1034. return 0;
  1035. }
  1036. if (acb->devstate[target][lun] == ARECA_RAID_GONE) {
  1037. uint8_t block_cmd;
  1038. block_cmd = cmd->cmnd[0] & 0x0f;
  1039. if (block_cmd == 0x08 || block_cmd == 0x0a) {
  1040. printk(KERN_NOTICE
  1041. "arcmsr%d: block 'read/write'"
  1042. "command with gone raid volume"
  1043. " Cmd = %2x, TargetId = %d, Lun = %d \n"
  1044. , acb->host->host_no
  1045. , cmd->cmnd[0]
  1046. , target, lun);
  1047. cmd->result = (DID_NO_CONNECT << 16);
  1048. cmd->scsi_done(cmd);
  1049. return 0;
  1050. }
  1051. }
  1052. if (atomic_read(&acb->ccboutstandingcount) >=
  1053. ARCMSR_MAX_OUTSTANDING_CMD)
  1054. return SCSI_MLQUEUE_HOST_BUSY;
  1055. ccb = arcmsr_get_freeccb(acb);
  1056. if (!ccb)
  1057. return SCSI_MLQUEUE_HOST_BUSY;
  1058. arcmsr_build_ccb(acb, ccb, cmd);
  1059. arcmsr_post_ccb(acb, ccb);
  1060. return 0;
  1061. }
  1062. static void arcmsr_get_firmware_spec(struct AdapterControlBlock *acb)
  1063. {
  1064. struct MessageUnit __iomem *reg = acb->pmu;
  1065. char *acb_firm_model = acb->firm_model;
  1066. char *acb_firm_version = acb->firm_version;
  1067. char __iomem *iop_firm_model = (char __iomem *) &reg->message_rwbuffer[15];
  1068. char __iomem *iop_firm_version = (char __iomem *) &reg->message_rwbuffer[17];
  1069. int count;
  1070. writel(ARCMSR_INBOUND_MESG0_GET_CONFIG, &reg->inbound_msgaddr0);
  1071. if (arcmsr_wait_msgint_ready(acb))
  1072. printk(KERN_NOTICE
  1073. "arcmsr%d: wait "
  1074. "'get adapter firmware miscellaneous data' timeout \n"
  1075. , acb->host->host_no);
  1076. count = 8;
  1077. while (count) {
  1078. *acb_firm_model = readb(iop_firm_model);
  1079. acb_firm_model++;
  1080. iop_firm_model++;
  1081. count--;
  1082. }
  1083. count = 16;
  1084. while (count) {
  1085. *acb_firm_version = readb(iop_firm_version);
  1086. acb_firm_version++;
  1087. iop_firm_version++;
  1088. count--;
  1089. }
  1090. printk(KERN_INFO
  1091. "ARECA RAID ADAPTER%d: FIRMWARE VERSION %s \n"
  1092. , acb->host->host_no
  1093. , acb->firm_version);
  1094. acb->firm_request_len = readl(&reg->message_rwbuffer[1]);
  1095. acb->firm_numbers_queue = readl(&reg->message_rwbuffer[2]);
  1096. acb->firm_sdram_size = readl(&reg->message_rwbuffer[3]);
  1097. acb->firm_hd_channels = readl(&reg->message_rwbuffer[4]);
  1098. }
  1099. static void arcmsr_polling_ccbdone(struct AdapterControlBlock *acb,
  1100. struct CommandControlBlock *poll_ccb)
  1101. {
  1102. struct MessageUnit __iomem *reg = acb->pmu;
  1103. struct CommandControlBlock *ccb;
  1104. uint32_t flag_ccb, outbound_intstatus, poll_ccb_done = 0, poll_count = 0;
  1105. int id, lun;
  1106. polling_ccb_retry:
  1107. poll_count++;
  1108. outbound_intstatus = readl(&reg->outbound_intstatus)
  1109. & acb->outbound_int_enable;
  1110. writel(outbound_intstatus, &reg->outbound_intstatus);/*clear interrupt*/
  1111. while (1) {
  1112. if ((flag_ccb = readl(&reg->outbound_queueport)) == 0xFFFFFFFF) {
  1113. if (poll_ccb_done)
  1114. break;
  1115. else {
  1116. msleep(25);
  1117. if (poll_count > 100)
  1118. break;
  1119. goto polling_ccb_retry;
  1120. }
  1121. }
  1122. ccb = (struct CommandControlBlock *)
  1123. (acb->vir2phy_offset + (flag_ccb << 5));
  1124. if ((ccb->acb != acb) ||
  1125. (ccb->startdone != ARCMSR_CCB_START)) {
  1126. if ((ccb->startdone == ARCMSR_CCB_ABORTED) ||
  1127. (ccb == poll_ccb)) {
  1128. printk(KERN_NOTICE
  1129. "arcmsr%d: scsi id = %d lun = %d ccb = '0x%p'"
  1130. " poll command abort successfully \n"
  1131. , acb->host->host_no
  1132. , ccb->pcmd->device->id
  1133. , ccb->pcmd->device->lun
  1134. , ccb);
  1135. ccb->pcmd->result = DID_ABORT << 16;
  1136. arcmsr_ccb_complete(ccb, 1);
  1137. poll_ccb_done = 1;
  1138. continue;
  1139. }
  1140. printk(KERN_NOTICE
  1141. "arcmsr%d: polling get an illegal ccb"
  1142. " command done ccb ='0x%p'"
  1143. "ccboutstandingcount = %d \n"
  1144. , acb->host->host_no
  1145. , ccb
  1146. , atomic_read(&acb->ccboutstandingcount));
  1147. continue;
  1148. }
  1149. id = ccb->pcmd->device->id;
  1150. lun = ccb->pcmd->device->lun;
  1151. if (!(flag_ccb & ARCMSR_CCBREPLY_FLAG_ERROR)) {
  1152. if (acb->devstate[id][lun] == ARECA_RAID_GONE)
  1153. acb->devstate[id][lun] = ARECA_RAID_GOOD;
  1154. ccb->pcmd->result = DID_OK << 16;
  1155. arcmsr_ccb_complete(ccb, 1);
  1156. } else {
  1157. switch(ccb->arcmsr_cdb.DeviceStatus) {
  1158. case ARCMSR_DEV_SELECT_TIMEOUT: {
  1159. acb->devstate[id][lun] = ARECA_RAID_GONE;
  1160. ccb->pcmd->result = DID_NO_CONNECT << 16;
  1161. arcmsr_ccb_complete(ccb, 1);
  1162. }
  1163. break;
  1164. case ARCMSR_DEV_ABORTED:
  1165. case ARCMSR_DEV_INIT_FAIL: {
  1166. acb->devstate[id][lun] = ARECA_RAID_GONE;
  1167. ccb->pcmd->result = DID_BAD_TARGET << 16;
  1168. arcmsr_ccb_complete(ccb, 1);
  1169. }
  1170. break;
  1171. case ARCMSR_DEV_CHECK_CONDITION: {
  1172. acb->devstate[id][lun] = ARECA_RAID_GOOD;
  1173. arcmsr_report_sense_info(ccb);
  1174. arcmsr_ccb_complete(ccb, 1);
  1175. }
  1176. break;
  1177. default:
  1178. printk(KERN_NOTICE
  1179. "arcmsr%d: scsi id = %d lun = %d"
  1180. " polling and getting command error done"
  1181. "but got unknown DeviceStatus = 0x%x \n"
  1182. , acb->host->host_no
  1183. , id
  1184. , lun
  1185. , ccb->arcmsr_cdb.DeviceStatus);
  1186. acb->devstate[id][lun] = ARECA_RAID_GONE;
  1187. ccb->pcmd->result = DID_BAD_TARGET << 16;
  1188. arcmsr_ccb_complete(ccb, 1);
  1189. break;
  1190. }
  1191. }
  1192. }
  1193. }
  1194. static void arcmsr_done4_abort_postqueue(struct AdapterControlBlock *acb)
  1195. {
  1196. int i = 0, found = 0;
  1197. int id, lun;
  1198. uint32_t flag_ccb, outbound_intstatus;
  1199. struct MessageUnit __iomem *reg = acb->pmu;
  1200. struct CommandControlBlock *ccb;
  1201. /*clear and abort all outbound posted Q*/
  1202. while (((flag_ccb = readl(&reg->outbound_queueport)) != 0xFFFFFFFF) &&
  1203. (i++ < 256)){
  1204. ccb = (struct CommandControlBlock *)(acb->vir2phy_offset +
  1205. (flag_ccb << 5));
  1206. if (ccb){
  1207. if ((ccb->acb != acb)||(ccb->startdone != \
  1208. ARCMSR_CCB_START)){
  1209. printk(KERN_NOTICE "arcmsr%d: polling get \
  1210. an illegal ccb" "command done ccb = '0x%p'""ccboutstandingcount = %d \n",
  1211. acb->host->host_no, ccb,
  1212. atomic_read(&acb->ccboutstandingcount));
  1213. continue;
  1214. }
  1215. id = ccb->pcmd->device->id;
  1216. lun = ccb->pcmd->device->lun;
  1217. if (!(flag_ccb & ARCMSR_CCBREPLY_FLAG_ERROR)){
  1218. if (acb->devstate[id][lun] == ARECA_RAID_GONE)
  1219. acb->devstate[id][lun] = ARECA_RAID_GOOD;
  1220. ccb->pcmd->result = DID_OK << 16;
  1221. arcmsr_ccb_complete(ccb, 1);
  1222. }
  1223. else {
  1224. switch(ccb->arcmsr_cdb.DeviceStatus) {
  1225. case ARCMSR_DEV_SELECT_TIMEOUT: {
  1226. acb->devstate[id][lun] = ARECA_RAID_GONE;
  1227. ccb->pcmd->result = DID_NO_CONNECT << 16;
  1228. arcmsr_ccb_complete(ccb, 1);
  1229. }
  1230. break;
  1231. case ARCMSR_DEV_ABORTED:
  1232. case ARCMSR_DEV_INIT_FAIL: {
  1233. acb->devstate[id][lun] =
  1234. ARECA_RAID_GONE;
  1235. ccb->pcmd->result =
  1236. DID_BAD_TARGET << 16;
  1237. arcmsr_ccb_complete(ccb, 1);
  1238. }
  1239. break;
  1240. case ARCMSR_DEV_CHECK_CONDITION: {
  1241. acb->devstate[id][lun] =
  1242. ARECA_RAID_GOOD;
  1243. arcmsr_report_sense_info(ccb);
  1244. arcmsr_ccb_complete(ccb, 1);
  1245. }
  1246. break;
  1247. default:
  1248. printk(KERN_NOTICE
  1249. "arcmsr%d: scsi id = %d \
  1250. lun = %d""polling and \
  1251. getting command error \
  1252. done""but got unknown \
  1253. DeviceStatus = 0x%x \n",
  1254. acb->host->host_no, id,
  1255. lun, ccb->arcmsr_cdb.DeviceStatus);
  1256. acb->devstate[id][lun] =
  1257. ARECA_RAID_GONE;
  1258. ccb->pcmd->result =
  1259. DID_BAD_TARGET << 16;
  1260. arcmsr_ccb_complete(ccb, 1);
  1261. break;
  1262. }
  1263. }
  1264. found = 1;
  1265. }
  1266. }
  1267. if (found){
  1268. outbound_intstatus = readl(&reg->outbound_intstatus) & \
  1269. acb->outbound_int_enable;
  1270. writel(outbound_intstatus, &reg->outbound_intstatus);
  1271. /*clear interrupt*/
  1272. }
  1273. return;
  1274. }
  1275. static void arcmsr_iop_init(struct AdapterControlBlock *acb)
  1276. {
  1277. struct MessageUnit __iomem *reg = acb->pmu;
  1278. uint32_t intmask_org, mask, outbound_doorbell, firmware_state = 0;
  1279. do {
  1280. firmware_state = readl(&reg->outbound_msgaddr1);
  1281. } while (!(firmware_state & ARCMSR_OUTBOUND_MESG1_FIRMWARE_OK));
  1282. intmask_org = readl(&reg->outbound_intmask)
  1283. | ARCMSR_MU_OUTBOUND_MESSAGE0_INTMASKENABLE;
  1284. arcmsr_get_firmware_spec(acb);
  1285. acb->acb_flags |= ACB_F_MSG_START_BGRB;
  1286. writel(ARCMSR_INBOUND_MESG0_START_BGRB, &reg->inbound_msgaddr0);
  1287. if (arcmsr_wait_msgint_ready(acb)) {
  1288. printk(KERN_NOTICE "arcmsr%d: "
  1289. "wait 'start adapter background rebulid' timeout\n",
  1290. acb->host->host_no);
  1291. }
  1292. outbound_doorbell = readl(&reg->outbound_doorbell);
  1293. writel(outbound_doorbell, &reg->outbound_doorbell);
  1294. writel(ARCMSR_INBOUND_DRIVER_DATA_READ_OK, &reg->inbound_doorbell);
  1295. mask = ~(ARCMSR_MU_OUTBOUND_POSTQUEUE_INTMASKENABLE
  1296. | ARCMSR_MU_OUTBOUND_DOORBELL_INTMASKENABLE);
  1297. writel(intmask_org & mask, &reg->outbound_intmask);
  1298. acb->outbound_int_enable = ~(intmask_org & mask) & 0x000000ff;
  1299. acb->acb_flags |= ACB_F_IOP_INITED;
  1300. }
  1301. static void arcmsr_iop_reset(struct AdapterControlBlock *acb)
  1302. {
  1303. struct CommandControlBlock *ccb;
  1304. uint32_t intmask_org;
  1305. int i = 0;
  1306. if (atomic_read(&acb->ccboutstandingcount) != 0) {
  1307. /* talk to iop 331 outstanding command aborted */
  1308. arcmsr_abort_allcmd(acb);
  1309. /* wait for 3 sec for all command aborted*/
  1310. msleep_interruptible(3000);
  1311. /* disable all outbound interrupt */
  1312. intmask_org = arcmsr_disable_outbound_ints(acb);
  1313. /* clear all outbound posted Q */
  1314. arcmsr_done4_abort_postqueue(acb);
  1315. for (i = 0; i < ARCMSR_MAX_FREECCB_NUM; i++) {
  1316. ccb = acb->pccb_pool[i];
  1317. if (ccb->startdone == ARCMSR_CCB_START) {
  1318. ccb->startdone = ARCMSR_CCB_ABORTED;
  1319. }
  1320. }
  1321. /* enable all outbound interrupt */
  1322. arcmsr_enable_outbound_ints(acb, intmask_org);
  1323. }
  1324. }
  1325. static int arcmsr_bus_reset(struct scsi_cmnd *cmd)
  1326. {
  1327. struct AdapterControlBlock *acb =
  1328. (struct AdapterControlBlock *)cmd->device->host->hostdata;
  1329. int i;
  1330. acb->num_resets++;
  1331. acb->acb_flags |= ACB_F_BUS_RESET;
  1332. for (i = 0; i < 400; i++) {
  1333. if (!atomic_read(&acb->ccboutstandingcount))
  1334. break;
  1335. arcmsr_interrupt(acb);
  1336. msleep(25);
  1337. }
  1338. arcmsr_iop_reset(acb);
  1339. acb->acb_flags &= ~ACB_F_BUS_RESET;
  1340. return SUCCESS;
  1341. }
  1342. static void arcmsr_abort_one_cmd(struct AdapterControlBlock *acb,
  1343. struct CommandControlBlock *ccb)
  1344. {
  1345. u32 intmask;
  1346. ccb->startdone = ARCMSR_CCB_ABORTED;
  1347. /*
  1348. ** Wait for 3 sec for all command done.
  1349. */
  1350. msleep_interruptible(3000);
  1351. intmask = arcmsr_disable_outbound_ints(acb);
  1352. arcmsr_polling_ccbdone(acb, ccb);
  1353. arcmsr_enable_outbound_ints(acb, intmask);
  1354. }
  1355. static int arcmsr_abort(struct scsi_cmnd *cmd)
  1356. {
  1357. struct AdapterControlBlock *acb =
  1358. (struct AdapterControlBlock *)cmd->device->host->hostdata;
  1359. int i = 0;
  1360. printk(KERN_NOTICE
  1361. "arcmsr%d: abort device command of scsi id = %d lun = %d \n",
  1362. acb->host->host_no, cmd->device->id, cmd->device->lun);
  1363. acb->num_aborts++;
  1364. /*
  1365. ************************************************
  1366. ** the all interrupt service routine is locked
  1367. ** we need to handle it as soon as possible and exit
  1368. ************************************************
  1369. */
  1370. if (!atomic_read(&acb->ccboutstandingcount))
  1371. return SUCCESS;
  1372. for (i = 0; i < ARCMSR_MAX_FREECCB_NUM; i++) {
  1373. struct CommandControlBlock *ccb = acb->pccb_pool[i];
  1374. if (ccb->startdone == ARCMSR_CCB_START && ccb->pcmd == cmd) {
  1375. arcmsr_abort_one_cmd(acb, ccb);
  1376. break;
  1377. }
  1378. }
  1379. return SUCCESS;
  1380. }
  1381. static const char *arcmsr_info(struct Scsi_Host *host)
  1382. {
  1383. struct AdapterControlBlock *acb =
  1384. (struct AdapterControlBlock *) host->hostdata;
  1385. static char buf[256];
  1386. char *type;
  1387. int raid6 = 1;
  1388. switch (acb->pdev->device) {
  1389. case PCI_DEVICE_ID_ARECA_1110:
  1390. case PCI_DEVICE_ID_ARECA_1210:
  1391. raid6 = 0;
  1392. /*FALLTHRU*/
  1393. case PCI_DEVICE_ID_ARECA_1120:
  1394. case PCI_DEVICE_ID_ARECA_1130:
  1395. case PCI_DEVICE_ID_ARECA_1160:
  1396. case PCI_DEVICE_ID_ARECA_1170:
  1397. case PCI_DEVICE_ID_ARECA_1220:
  1398. case PCI_DEVICE_ID_ARECA_1230:
  1399. case PCI_DEVICE_ID_ARECA_1260:
  1400. case PCI_DEVICE_ID_ARECA_1270:
  1401. case PCI_DEVICE_ID_ARECA_1280:
  1402. type = "SATA";
  1403. break;
  1404. case PCI_DEVICE_ID_ARECA_1380:
  1405. case PCI_DEVICE_ID_ARECA_1381:
  1406. case PCI_DEVICE_ID_ARECA_1680:
  1407. case PCI_DEVICE_ID_ARECA_1681:
  1408. type = "SAS";
  1409. break;
  1410. default:
  1411. type = "X-TYPE";
  1412. break;
  1413. }
  1414. sprintf(buf, "Areca %s Host Adapter RAID Controller%s\n %s",
  1415. type, raid6 ? "( RAID6 capable)" : "",
  1416. ARCMSR_DRIVER_VERSION);
  1417. return buf;
  1418. }
  1419. static pci_ers_result_t arcmsr_pci_slot_reset(struct pci_dev *pdev)
  1420. {
  1421. struct Scsi_Host *host;
  1422. struct AdapterControlBlock *acb;
  1423. uint8_t bus, dev_fun;
  1424. int error;
  1425. error = pci_enable_device(pdev);
  1426. if (error)
  1427. return PCI_ERS_RESULT_DISCONNECT;
  1428. pci_set_master(pdev);
  1429. host = scsi_host_alloc(&arcmsr_scsi_host_template, sizeof \
  1430. (struct AdapterControlBlock));
  1431. if (!host)
  1432. return PCI_ERS_RESULT_DISCONNECT;
  1433. acb = (struct AdapterControlBlock *)host->hostdata;
  1434. memset(acb, 0, sizeof (struct AdapterControlBlock));
  1435. error = pci_set_dma_mask(pdev, DMA_64BIT_MASK);
  1436. if (error) {
  1437. error = pci_set_dma_mask(pdev, DMA_32BIT_MASK);
  1438. if (error) {
  1439. printk(KERN_WARNING
  1440. "scsi%d: No suitable DMA mask available\n",
  1441. host->host_no);
  1442. return PCI_ERS_RESULT_DISCONNECT;
  1443. }
  1444. }
  1445. bus = pdev->bus->number;
  1446. dev_fun = pdev->devfn;
  1447. acb = (struct AdapterControlBlock *) host->hostdata;
  1448. memset(acb, 0, sizeof(struct AdapterControlBlock));
  1449. acb->pdev = pdev;
  1450. acb->host = host;
  1451. host->max_sectors = ARCMSR_MAX_XFER_SECTORS;
  1452. host->max_lun = ARCMSR_MAX_TARGETLUN;
  1453. host->max_id = ARCMSR_MAX_TARGETID;/*16:8*/
  1454. host->max_cmd_len = 16; /*this is issue of 64bit LBA, over 2T byte*/
  1455. host->sg_tablesize = ARCMSR_MAX_SG_ENTRIES;
  1456. host->can_queue = ARCMSR_MAX_FREECCB_NUM; /* max simultaneous cmds */
  1457. host->cmd_per_lun = ARCMSR_MAX_CMD_PERLUN;
  1458. host->this_id = ARCMSR_SCSI_INITIATOR_ID;
  1459. host->unique_id = (bus << 8) | dev_fun;
  1460. host->irq = pdev->irq;
  1461. error = pci_request_regions(pdev, "arcmsr");
  1462. if (error)
  1463. return PCI_ERS_RESULT_DISCONNECT;
  1464. acb->pmu = ioremap(pci_resource_start(pdev, 0),
  1465. pci_resource_len(pdev, 0));
  1466. if (!acb->pmu) {
  1467. printk(KERN_NOTICE "arcmsr%d: memory"
  1468. " mapping region fail \n", acb->host->host_no);
  1469. return PCI_ERS_RESULT_DISCONNECT;
  1470. }
  1471. acb->acb_flags |= (ACB_F_MESSAGE_WQBUFFER_CLEARED |
  1472. ACB_F_MESSAGE_RQBUFFER_CLEARED |
  1473. ACB_F_MESSAGE_WQBUFFER_READED);
  1474. acb->acb_flags &= ~ACB_F_SCSISTOPADAPTER;
  1475. INIT_LIST_HEAD(&acb->ccb_free_list);
  1476. error = arcmsr_alloc_ccb_pool(acb);
  1477. if (error)
  1478. return PCI_ERS_RESULT_DISCONNECT;
  1479. error = request_irq(pdev->irq, arcmsr_do_interrupt,
  1480. IRQF_DISABLED | IRQF_SHARED, "arcmsr", acb);
  1481. if (error)
  1482. return PCI_ERS_RESULT_DISCONNECT;
  1483. arcmsr_iop_init(acb);
  1484. if (strncmp(acb->firm_version, "V1.42", 5) >= 0)
  1485. host->max_sectors = ARCMSR_MAX_XFER_SECTORS_B;
  1486. pci_set_drvdata(pdev, host);
  1487. error = scsi_add_host(host, &pdev->dev);
  1488. if (error)
  1489. return PCI_ERS_RESULT_DISCONNECT;
  1490. error = arcmsr_alloc_sysfs_attr(acb);
  1491. if (error)
  1492. return PCI_ERS_RESULT_DISCONNECT;
  1493. scsi_scan_host(host);
  1494. return PCI_ERS_RESULT_RECOVERED;
  1495. }
  1496. static void arcmsr_pci_ers_need_reset_forepart(struct pci_dev *pdev)
  1497. {
  1498. struct Scsi_Host *host = pci_get_drvdata(pdev);
  1499. struct AdapterControlBlock *acb = (struct AdapterControlBlock *) host->hostdata;
  1500. struct MessageUnit __iomem *reg = acb->pmu;
  1501. struct CommandControlBlock *ccb;
  1502. /*clear and abort all outbound posted Q*/
  1503. int i = 0, found = 0;
  1504. int id, lun;
  1505. uint32_t flag_ccb, outbound_intstatus;
  1506. while (((flag_ccb = readl(&reg->outbound_queueport)) != 0xFFFFFFFF) &&
  1507. (i++ < 256)){
  1508. ccb = (struct CommandControlBlock *)(acb->vir2phy_offset
  1509. + (flag_ccb << 5));
  1510. if (ccb){
  1511. if ((ccb->acb != acb)||(ccb->startdone !=
  1512. ARCMSR_CCB_START)){
  1513. printk(KERN_NOTICE "arcmsr%d: polling \
  1514. get an illegal ccb"" command done ccb = '0x%p'"
  1515. "ccboutstandingcount = %d \n",
  1516. acb->host->host_no, ccb,
  1517. atomic_read(&acb->ccboutstandingcount));
  1518. continue;
  1519. }
  1520. id = ccb->pcmd->device->id;
  1521. lun = ccb->pcmd->device->lun;
  1522. if (!(flag_ccb & ARCMSR_CCBREPLY_FLAG_ERROR)) {
  1523. if (acb->devstate[id][lun] ==
  1524. ARECA_RAID_GONE)
  1525. acb->devstate[id][lun] =
  1526. ARECA_RAID_GOOD;
  1527. ccb->pcmd->result = DID_OK << 16;
  1528. arcmsr_ccb_complete(ccb, 1);
  1529. }
  1530. else {
  1531. switch(ccb->arcmsr_cdb.DeviceStatus) {
  1532. case ARCMSR_DEV_SELECT_TIMEOUT: {
  1533. acb->devstate[id][lun] =
  1534. ARECA_RAID_GONE;
  1535. ccb->pcmd->result =
  1536. DID_NO_CONNECT << 16;
  1537. arcmsr_ccb_complete(ccb, 1);
  1538. }
  1539. break;
  1540. case ARCMSR_DEV_ABORTED:
  1541. case ARCMSR_DEV_INIT_FAIL: {
  1542. acb->devstate[id][lun] =
  1543. ARECA_RAID_GONE;
  1544. ccb->pcmd->result =
  1545. DID_BAD_TARGET << 16;
  1546. arcmsr_ccb_complete(ccb, 1);
  1547. }
  1548. break;
  1549. case ARCMSR_DEV_CHECK_CONDITION: {
  1550. acb->devstate[id][lun] =
  1551. ARECA_RAID_GOOD;
  1552. arcmsr_report_sense_info(ccb);
  1553. arcmsr_ccb_complete(ccb, 1);
  1554. }
  1555. break;
  1556. default:
  1557. printk(KERN_NOTICE
  1558. "arcmsr%d: scsi \
  1559. id = %d lun = %d"
  1560. " polling and \
  1561. getting command \
  1562. error done"
  1563. "but got unknown \
  1564. DeviceStatus = 0x%x \n"
  1565. , acb->host->host_no,
  1566. id, lun,
  1567. ccb->arcmsr_cdb.DeviceStatus);
  1568. acb->devstate[id][lun] =
  1569. ARECA_RAID_GONE;
  1570. ccb->pcmd->result =
  1571. DID_BAD_TARGET << 16;
  1572. arcmsr_ccb_complete(ccb, 1);
  1573. break;
  1574. }
  1575. }
  1576. found = 1;
  1577. }
  1578. }
  1579. if (found){
  1580. outbound_intstatus = readl(&reg->outbound_intstatus) &
  1581. acb->outbound_int_enable;
  1582. writel(outbound_intstatus, &reg->outbound_intstatus);
  1583. /*clear interrupt*/
  1584. }
  1585. return;
  1586. }
  1587. static void arcmsr_pci_ers_disconnect_forepart(struct pci_dev *pdev)
  1588. {
  1589. struct Scsi_Host *host = pci_get_drvdata(pdev);
  1590. struct AdapterControlBlock *acb = (struct AdapterControlBlock *) host->hostdata;
  1591. struct MessageUnit __iomem *reg = acb->pmu;
  1592. struct CommandControlBlock *ccb;
  1593. /*clear and abort all outbound posted Q*/
  1594. int i = 0, found = 0;
  1595. int id, lun;
  1596. uint32_t flag_ccb, outbound_intstatus;
  1597. while (((flag_ccb = readl(&reg->outbound_queueport)) != 0xFFFFFFFF) &&
  1598. (i++ < 256)){
  1599. ccb = (struct CommandControlBlock *)(acb->vir2phy_offset +
  1600. (flag_ccb << 5));
  1601. if (ccb){
  1602. if ((ccb->acb != acb)||(ccb->startdone !=
  1603. ARCMSR_CCB_START)){
  1604. printk(KERN_NOTICE
  1605. "arcmsr%d: polling get an illegal ccb"
  1606. " command done ccb = '0x%p'"
  1607. "ccboutstandingcount = %d \n",
  1608. acb->host->host_no, ccb,
  1609. atomic_read(&acb->ccboutstandingcount));
  1610. continue;
  1611. }
  1612. id = ccb->pcmd->device->id;
  1613. lun = ccb->pcmd->device->lun;
  1614. if (!(flag_ccb & ARCMSR_CCBREPLY_FLAG_ERROR)) {
  1615. if (acb->devstate[id][lun] == ARECA_RAID_GONE)
  1616. acb->devstate[id][lun] = ARECA_RAID_GOOD;
  1617. ccb->pcmd->result = DID_OK << 16;
  1618. arcmsr_ccb_complete(ccb, 1);
  1619. }
  1620. else {
  1621. switch(ccb->arcmsr_cdb.DeviceStatus) {
  1622. case ARCMSR_DEV_SELECT_TIMEOUT: {
  1623. acb->devstate[id][lun] =
  1624. ARECA_RAID_GONE;
  1625. ccb->pcmd->result =
  1626. DID_NO_CONNECT << 16;
  1627. arcmsr_ccb_complete(ccb, 1);
  1628. }
  1629. break;
  1630. case ARCMSR_DEV_ABORTED:
  1631. case ARCMSR_DEV_INIT_FAIL: {
  1632. acb->devstate[id][lun] =
  1633. ARECA_RAID_GONE;
  1634. ccb->pcmd->result =
  1635. DID_BAD_TARGET << 16;
  1636. arcmsr_ccb_complete(ccb, 1);
  1637. }
  1638. break;
  1639. case ARCMSR_DEV_CHECK_CONDITION: {
  1640. acb->devstate[id][lun] =
  1641. ARECA_RAID_GOOD;
  1642. arcmsr_report_sense_info(ccb);
  1643. arcmsr_ccb_complete(ccb, 1);
  1644. }
  1645. break;
  1646. default:
  1647. printk(KERN_NOTICE "arcmsr%d: \
  1648. scsi id = %d lun = %d"
  1649. " polling and \
  1650. getting command error done"
  1651. "but got unknown \
  1652. DeviceStatus = 0x%x \n"
  1653. , acb->host->host_no,
  1654. id, lun, ccb->arcmsr_cdb.DeviceStatus);
  1655. acb->devstate[id][lun] =
  1656. ARECA_RAID_GONE;
  1657. ccb->pcmd->result =
  1658. DID_BAD_TARGET << 16;
  1659. arcmsr_ccb_complete(ccb, 1);
  1660. break;
  1661. }
  1662. }
  1663. found = 1;
  1664. }
  1665. }
  1666. if (found){
  1667. outbound_intstatus = readl(&reg->outbound_intstatus) &
  1668. acb->outbound_int_enable;
  1669. writel(outbound_intstatus, &reg->outbound_intstatus);
  1670. /*clear interrupt*/
  1671. }
  1672. return;
  1673. }
  1674. static pci_ers_result_t arcmsr_pci_error_detected(struct pci_dev *pdev,
  1675. pci_channel_state_t state)
  1676. {
  1677. switch (state) {
  1678. case pci_channel_io_frozen:
  1679. arcmsr_pci_ers_need_reset_forepart(pdev);
  1680. return PCI_ERS_RESULT_NEED_RESET;
  1681. case pci_channel_io_perm_failure:
  1682. arcmsr_pci_ers_disconnect_forepart(pdev);
  1683. return PCI_ERS_RESULT_DISCONNECT;
  1684. break;
  1685. default:
  1686. return PCI_ERS_RESULT_NEED_RESET;
  1687. }
  1688. }