fsl_soc.c 30 KB

1234567891011121314151617181920212223242526272829303132333435363738394041424344454647484950515253545556575859606162636465666768697071727374757677787980818283848586878889909192939495969798991001011021031041051061071081091101111121131141151161171181191201211221231241251261271281291301311321331341351361371381391401411421431441451461471481491501511521531541551561571581591601611621631641651661671681691701711721731741751761771781791801811821831841851861871881891901911921931941951961971981992002012022032042052062072082092102112122132142152162172182192202212222232242252262272282292302312322332342352362372382392402412422432442452462472482492502512522532542552562572582592602612622632642652662672682692702712722732742752762772782792802812822832842852862872882892902912922932942952962972982993003013023033043053063073083093103113123133143153163173183193203213223233243253263273283293303313323333343353363373383393403413423433443453463473483493503513523533543553563573583593603613623633643653663673683693703713723733743753763773783793803813823833843853863873883893903913923933943953963973983994004014024034044054064074084094104114124134144154164174184194204214224234244254264274284294304314324334344354364374384394404414424434444454464474484494504514524534544554564574584594604614624634644654664674684694704714724734744754764774784794804814824834844854864874884894904914924934944954964974984995005015025035045055065075085095105115125135145155165175185195205215225235245255265275285295305315325335345355365375385395405415425435445455465475485495505515525535545555565575585595605615625635645655665675685695705715725735745755765775785795805815825835845855865875885895905915925935945955965975985996006016026036046056066076086096106116126136146156166176186196206216226236246256266276286296306316326336346356366376386396406416426436446456466476486496506516526536546556566576586596606616626636646656666676686696706716726736746756766776786796806816826836846856866876886896906916926936946956966976986997007017027037047057067077087097107117127137147157167177187197207217227237247257267277287297307317327337347357367377387397407417427437447457467477487497507517527537547557567577587597607617627637647657667677687697707717727737747757767777787797807817827837847857867877887897907917927937947957967977987998008018028038048058068078088098108118128138148158168178188198208218228238248258268278288298308318328338348358368378388398408418428438448458468478488498508518528538548558568578588598608618628638648658668678688698708718728738748758768778788798808818828838848858868878888898908918928938948958968978988999009019029039049059069079089099109119129139149159169179189199209219229239249259269279289299309319329339349359369379389399409419429439449459469479489499509519529539549559569579589599609619629639649659669679689699709719729739749759769779789799809819829839849859869879889899909919929939949959969979989991000100110021003100410051006100710081009101010111012101310141015101610171018101910201021102210231024102510261027102810291030103110321033103410351036103710381039104010411042104310441045104610471048104910501051105210531054105510561057105810591060106110621063106410651066106710681069107010711072107310741075107610771078107910801081108210831084108510861087108810891090109110921093109410951096109710981099110011011102110311041105110611071108110911101111111211131114111511161117111811191120112111221123112411251126112711281129113011311132113311341135113611371138113911401141114211431144114511461147114811491150115111521153115411551156115711581159116011611162116311641165116611671168116911701171117211731174117511761177117811791180118111821183118411851186118711881189119011911192119311941195119611971198119912001201120212031204120512061207120812091210121112121213121412151216121712181219122012211222122312241225122612271228122912301231123212331234123512361237123812391240124112421243124412451246124712481249125012511252125312541255125612571258125912601261126212631264126512661267126812691270127112721273127412751276127712781279128012811282128312841285128612871288128912901291129212931294129512961297129812991300130113021303130413051306130713081309131013111312131313141315131613171318131913201321132213231324132513261327132813291330133113321333133413351336133713381339134013411342
  1. /*
  2. * FSL SoC setup code
  3. *
  4. * Maintained by Kumar Gala (see MAINTAINERS for contact information)
  5. *
  6. * 2006 (c) MontaVista Software, Inc.
  7. * Vitaly Bordug <vbordug@ru.mvista.com>
  8. *
  9. * This program is free software; you can redistribute it and/or modify it
  10. * under the terms of the GNU General Public License as published by the
  11. * Free Software Foundation; either version 2 of the License, or (at your
  12. * option) any later version.
  13. */
  14. #include <linux/stddef.h>
  15. #include <linux/kernel.h>
  16. #include <linux/init.h>
  17. #include <linux/errno.h>
  18. #include <linux/major.h>
  19. #include <linux/delay.h>
  20. #include <linux/irq.h>
  21. #include <linux/module.h>
  22. #include <linux/device.h>
  23. #include <linux/platform_device.h>
  24. #include <linux/of_platform.h>
  25. #include <linux/phy.h>
  26. #include <linux/spi/spi.h>
  27. #include <linux/fsl_devices.h>
  28. #include <linux/fs_enet_pd.h>
  29. #include <linux/fs_uart_pd.h>
  30. #include <asm/system.h>
  31. #include <asm/atomic.h>
  32. #include <asm/io.h>
  33. #include <asm/irq.h>
  34. #include <asm/time.h>
  35. #include <asm/prom.h>
  36. #include <sysdev/fsl_soc.h>
  37. #include <mm/mmu_decl.h>
  38. #include <asm/cpm2.h>
  39. extern void init_fcc_ioports(struct fs_platform_info*);
  40. extern void init_fec_ioports(struct fs_platform_info*);
  41. extern void init_smc_ioports(struct fs_uart_platform_info*);
  42. static phys_addr_t immrbase = -1;
  43. phys_addr_t get_immrbase(void)
  44. {
  45. struct device_node *soc;
  46. if (immrbase != -1)
  47. return immrbase;
  48. soc = of_find_node_by_type(NULL, "soc");
  49. if (soc) {
  50. int size;
  51. const void *prop = of_get_property(soc, "reg", &size);
  52. if (prop)
  53. immrbase = of_translate_address(soc, prop);
  54. of_node_put(soc);
  55. }
  56. return immrbase;
  57. }
  58. EXPORT_SYMBOL(get_immrbase);
  59. #if defined(CONFIG_CPM2) || defined(CONFIG_8xx)
  60. static u32 brgfreq = -1;
  61. u32 get_brgfreq(void)
  62. {
  63. struct device_node *node;
  64. const unsigned int *prop;
  65. int size;
  66. if (brgfreq != -1)
  67. return brgfreq;
  68. node = of_find_compatible_node(NULL, NULL, "fsl,cpm-brg");
  69. if (node) {
  70. prop = of_get_property(node, "clock-frequency", &size);
  71. if (prop && size == 4)
  72. brgfreq = *prop;
  73. of_node_put(node);
  74. return brgfreq;
  75. }
  76. /* Legacy device binding -- will go away when no users are left. */
  77. node = of_find_node_by_type(NULL, "cpm");
  78. if (node) {
  79. prop = of_get_property(node, "brg-frequency", &size);
  80. if (prop && size == 4)
  81. brgfreq = *prop;
  82. of_node_put(node);
  83. }
  84. return brgfreq;
  85. }
  86. EXPORT_SYMBOL(get_brgfreq);
  87. static u32 fs_baudrate = -1;
  88. u32 get_baudrate(void)
  89. {
  90. struct device_node *node;
  91. if (fs_baudrate != -1)
  92. return fs_baudrate;
  93. node = of_find_node_by_type(NULL, "serial");
  94. if (node) {
  95. int size;
  96. const unsigned int *prop = of_get_property(node,
  97. "current-speed", &size);
  98. if (prop)
  99. fs_baudrate = *prop;
  100. of_node_put(node);
  101. }
  102. return fs_baudrate;
  103. }
  104. EXPORT_SYMBOL(get_baudrate);
  105. #endif /* CONFIG_CPM2 */
  106. static int __init gfar_mdio_of_init(void)
  107. {
  108. struct device_node *np;
  109. unsigned int i;
  110. struct platform_device *mdio_dev;
  111. struct resource res;
  112. int ret;
  113. for (np = NULL, i = 0;
  114. (np = of_find_compatible_node(np, "mdio", "gianfar")) != NULL;
  115. i++) {
  116. int k;
  117. struct device_node *child = NULL;
  118. struct gianfar_mdio_data mdio_data;
  119. memset(&res, 0, sizeof(res));
  120. memset(&mdio_data, 0, sizeof(mdio_data));
  121. ret = of_address_to_resource(np, 0, &res);
  122. if (ret)
  123. goto err;
  124. mdio_dev =
  125. platform_device_register_simple("fsl-gianfar_mdio",
  126. res.start, &res, 1);
  127. if (IS_ERR(mdio_dev)) {
  128. ret = PTR_ERR(mdio_dev);
  129. goto err;
  130. }
  131. for (k = 0; k < 32; k++)
  132. mdio_data.irq[k] = PHY_POLL;
  133. while ((child = of_get_next_child(np, child)) != NULL) {
  134. int irq = irq_of_parse_and_map(child, 0);
  135. if (irq != NO_IRQ) {
  136. const u32 *id = of_get_property(child,
  137. "reg", NULL);
  138. mdio_data.irq[*id] = irq;
  139. }
  140. }
  141. ret =
  142. platform_device_add_data(mdio_dev, &mdio_data,
  143. sizeof(struct gianfar_mdio_data));
  144. if (ret)
  145. goto unreg;
  146. }
  147. return 0;
  148. unreg:
  149. platform_device_unregister(mdio_dev);
  150. err:
  151. return ret;
  152. }
  153. arch_initcall(gfar_mdio_of_init);
  154. static const char *gfar_tx_intr = "tx";
  155. static const char *gfar_rx_intr = "rx";
  156. static const char *gfar_err_intr = "error";
  157. static int __init gfar_of_init(void)
  158. {
  159. struct device_node *np;
  160. unsigned int i;
  161. struct platform_device *gfar_dev;
  162. struct resource res;
  163. int ret;
  164. for (np = NULL, i = 0;
  165. (np = of_find_compatible_node(np, "network", "gianfar")) != NULL;
  166. i++) {
  167. struct resource r[4];
  168. struct device_node *phy, *mdio;
  169. struct gianfar_platform_data gfar_data;
  170. const unsigned int *id;
  171. const char *model;
  172. const char *ctype;
  173. const void *mac_addr;
  174. const phandle *ph;
  175. int n_res = 2;
  176. memset(r, 0, sizeof(r));
  177. memset(&gfar_data, 0, sizeof(gfar_data));
  178. ret = of_address_to_resource(np, 0, &r[0]);
  179. if (ret)
  180. goto err;
  181. of_irq_to_resource(np, 0, &r[1]);
  182. model = of_get_property(np, "model", NULL);
  183. /* If we aren't the FEC we have multiple interrupts */
  184. if (model && strcasecmp(model, "FEC")) {
  185. r[1].name = gfar_tx_intr;
  186. r[2].name = gfar_rx_intr;
  187. of_irq_to_resource(np, 1, &r[2]);
  188. r[3].name = gfar_err_intr;
  189. of_irq_to_resource(np, 2, &r[3]);
  190. n_res += 2;
  191. }
  192. gfar_dev =
  193. platform_device_register_simple("fsl-gianfar", i, &r[0],
  194. n_res);
  195. if (IS_ERR(gfar_dev)) {
  196. ret = PTR_ERR(gfar_dev);
  197. goto err;
  198. }
  199. mac_addr = of_get_mac_address(np);
  200. if (mac_addr)
  201. memcpy(gfar_data.mac_addr, mac_addr, 6);
  202. if (model && !strcasecmp(model, "TSEC"))
  203. gfar_data.device_flags =
  204. FSL_GIANFAR_DEV_HAS_GIGABIT |
  205. FSL_GIANFAR_DEV_HAS_COALESCE |
  206. FSL_GIANFAR_DEV_HAS_RMON |
  207. FSL_GIANFAR_DEV_HAS_MULTI_INTR;
  208. if (model && !strcasecmp(model, "eTSEC"))
  209. gfar_data.device_flags =
  210. FSL_GIANFAR_DEV_HAS_GIGABIT |
  211. FSL_GIANFAR_DEV_HAS_COALESCE |
  212. FSL_GIANFAR_DEV_HAS_RMON |
  213. FSL_GIANFAR_DEV_HAS_MULTI_INTR |
  214. FSL_GIANFAR_DEV_HAS_CSUM |
  215. FSL_GIANFAR_DEV_HAS_VLAN |
  216. FSL_GIANFAR_DEV_HAS_EXTENDED_HASH;
  217. ctype = of_get_property(np, "phy-connection-type", NULL);
  218. /* We only care about rgmii-id. The rest are autodetected */
  219. if (ctype && !strcmp(ctype, "rgmii-id"))
  220. gfar_data.interface = PHY_INTERFACE_MODE_RGMII_ID;
  221. else
  222. gfar_data.interface = PHY_INTERFACE_MODE_MII;
  223. ph = of_get_property(np, "phy-handle", NULL);
  224. phy = of_find_node_by_phandle(*ph);
  225. if (phy == NULL) {
  226. ret = -ENODEV;
  227. goto unreg;
  228. }
  229. mdio = of_get_parent(phy);
  230. id = of_get_property(phy, "reg", NULL);
  231. ret = of_address_to_resource(mdio, 0, &res);
  232. if (ret) {
  233. of_node_put(phy);
  234. of_node_put(mdio);
  235. goto unreg;
  236. }
  237. gfar_data.phy_id = *id;
  238. gfar_data.bus_id = res.start;
  239. of_node_put(phy);
  240. of_node_put(mdio);
  241. ret =
  242. platform_device_add_data(gfar_dev, &gfar_data,
  243. sizeof(struct
  244. gianfar_platform_data));
  245. if (ret)
  246. goto unreg;
  247. }
  248. return 0;
  249. unreg:
  250. platform_device_unregister(gfar_dev);
  251. err:
  252. return ret;
  253. }
  254. arch_initcall(gfar_of_init);
  255. #ifdef CONFIG_I2C_BOARDINFO
  256. #include <linux/i2c.h>
  257. struct i2c_driver_device {
  258. char *of_device;
  259. char *i2c_driver;
  260. char *i2c_type;
  261. };
  262. static struct i2c_driver_device i2c_devices[] __initdata = {
  263. {"ricoh,rs5c372a", "rtc-rs5c372", "rs5c372a",},
  264. {"ricoh,rs5c372b", "rtc-rs5c372", "rs5c372b",},
  265. {"ricoh,rv5c386", "rtc-rs5c372", "rv5c386",},
  266. {"ricoh,rv5c387a", "rtc-rs5c372", "rv5c387a",},
  267. {"dallas,ds1307", "rtc-ds1307", "ds1307",},
  268. {"dallas,ds1337", "rtc-ds1307", "ds1337",},
  269. {"dallas,ds1338", "rtc-ds1307", "ds1338",},
  270. {"dallas,ds1339", "rtc-ds1307", "ds1339",},
  271. {"dallas,ds1340", "rtc-ds1307", "ds1340",},
  272. {"stm,m41t00", "rtc-ds1307", "m41t00"},
  273. {"dallas,ds1374", "rtc-ds1374", "rtc-ds1374",},
  274. };
  275. static int __init of_find_i2c_driver(struct device_node *node,
  276. struct i2c_board_info *info)
  277. {
  278. int i;
  279. for (i = 0; i < ARRAY_SIZE(i2c_devices); i++) {
  280. if (!of_device_is_compatible(node, i2c_devices[i].of_device))
  281. continue;
  282. if (strlcpy(info->driver_name, i2c_devices[i].i2c_driver,
  283. KOBJ_NAME_LEN) >= KOBJ_NAME_LEN ||
  284. strlcpy(info->type, i2c_devices[i].i2c_type,
  285. I2C_NAME_SIZE) >= I2C_NAME_SIZE)
  286. return -ENOMEM;
  287. return 0;
  288. }
  289. return -ENODEV;
  290. }
  291. static void __init of_register_i2c_devices(struct device_node *adap_node,
  292. int bus_num)
  293. {
  294. struct device_node *node = NULL;
  295. while ((node = of_get_next_child(adap_node, node))) {
  296. struct i2c_board_info info = {};
  297. const u32 *addr;
  298. int len;
  299. addr = of_get_property(node, "reg", &len);
  300. if (!addr || len < sizeof(int) || *addr > (1 << 10) - 1) {
  301. printk(KERN_WARNING "fsl_soc.c: invalid i2c device entry\n");
  302. continue;
  303. }
  304. info.irq = irq_of_parse_and_map(node, 0);
  305. if (info.irq == NO_IRQ)
  306. info.irq = -1;
  307. if (of_find_i2c_driver(node, &info) < 0)
  308. continue;
  309. info.addr = *addr;
  310. i2c_register_board_info(bus_num, &info, 1);
  311. }
  312. }
  313. static int __init fsl_i2c_of_init(void)
  314. {
  315. struct device_node *np;
  316. unsigned int i;
  317. struct platform_device *i2c_dev;
  318. int ret;
  319. for (np = NULL, i = 0;
  320. (np = of_find_compatible_node(np, "i2c", "fsl-i2c")) != NULL;
  321. i++) {
  322. struct resource r[2];
  323. struct fsl_i2c_platform_data i2c_data;
  324. const unsigned char *flags = NULL;
  325. memset(&r, 0, sizeof(r));
  326. memset(&i2c_data, 0, sizeof(i2c_data));
  327. ret = of_address_to_resource(np, 0, &r[0]);
  328. if (ret)
  329. goto err;
  330. of_irq_to_resource(np, 0, &r[1]);
  331. i2c_dev = platform_device_register_simple("fsl-i2c", i, r, 2);
  332. if (IS_ERR(i2c_dev)) {
  333. ret = PTR_ERR(i2c_dev);
  334. goto err;
  335. }
  336. i2c_data.device_flags = 0;
  337. flags = of_get_property(np, "dfsrr", NULL);
  338. if (flags)
  339. i2c_data.device_flags |= FSL_I2C_DEV_SEPARATE_DFSRR;
  340. flags = of_get_property(np, "fsl5200-clocking", NULL);
  341. if (flags)
  342. i2c_data.device_flags |= FSL_I2C_DEV_CLOCK_5200;
  343. ret =
  344. platform_device_add_data(i2c_dev, &i2c_data,
  345. sizeof(struct
  346. fsl_i2c_platform_data));
  347. if (ret)
  348. goto unreg;
  349. of_register_i2c_devices(np, i);
  350. }
  351. return 0;
  352. unreg:
  353. platform_device_unregister(i2c_dev);
  354. err:
  355. return ret;
  356. }
  357. arch_initcall(fsl_i2c_of_init);
  358. #endif
  359. #ifdef CONFIG_PPC_83xx
  360. static int __init mpc83xx_wdt_init(void)
  361. {
  362. struct resource r;
  363. struct device_node *soc, *np;
  364. struct platform_device *dev;
  365. const unsigned int *freq;
  366. int ret;
  367. np = of_find_compatible_node(NULL, "watchdog", "mpc83xx_wdt");
  368. if (!np) {
  369. ret = -ENODEV;
  370. goto nodev;
  371. }
  372. soc = of_find_node_by_type(NULL, "soc");
  373. if (!soc) {
  374. ret = -ENODEV;
  375. goto nosoc;
  376. }
  377. freq = of_get_property(soc, "bus-frequency", NULL);
  378. if (!freq) {
  379. ret = -ENODEV;
  380. goto err;
  381. }
  382. memset(&r, 0, sizeof(r));
  383. ret = of_address_to_resource(np, 0, &r);
  384. if (ret)
  385. goto err;
  386. dev = platform_device_register_simple("mpc83xx_wdt", 0, &r, 1);
  387. if (IS_ERR(dev)) {
  388. ret = PTR_ERR(dev);
  389. goto err;
  390. }
  391. ret = platform_device_add_data(dev, freq, sizeof(int));
  392. if (ret)
  393. goto unreg;
  394. of_node_put(soc);
  395. of_node_put(np);
  396. return 0;
  397. unreg:
  398. platform_device_unregister(dev);
  399. err:
  400. of_node_put(soc);
  401. nosoc:
  402. of_node_put(np);
  403. nodev:
  404. return ret;
  405. }
  406. arch_initcall(mpc83xx_wdt_init);
  407. #endif
  408. static enum fsl_usb2_phy_modes determine_usb_phy(const char *phy_type)
  409. {
  410. if (!phy_type)
  411. return FSL_USB2_PHY_NONE;
  412. if (!strcasecmp(phy_type, "ulpi"))
  413. return FSL_USB2_PHY_ULPI;
  414. if (!strcasecmp(phy_type, "utmi"))
  415. return FSL_USB2_PHY_UTMI;
  416. if (!strcasecmp(phy_type, "utmi_wide"))
  417. return FSL_USB2_PHY_UTMI_WIDE;
  418. if (!strcasecmp(phy_type, "serial"))
  419. return FSL_USB2_PHY_SERIAL;
  420. return FSL_USB2_PHY_NONE;
  421. }
  422. static int __init fsl_usb_of_init(void)
  423. {
  424. struct device_node *np;
  425. unsigned int i;
  426. struct platform_device *usb_dev_mph = NULL, *usb_dev_dr_host = NULL,
  427. *usb_dev_dr_client = NULL;
  428. int ret;
  429. for (np = NULL, i = 0;
  430. (np = of_find_compatible_node(np, "usb", "fsl-usb2-mph")) != NULL;
  431. i++) {
  432. struct resource r[2];
  433. struct fsl_usb2_platform_data usb_data;
  434. const unsigned char *prop = NULL;
  435. memset(&r, 0, sizeof(r));
  436. memset(&usb_data, 0, sizeof(usb_data));
  437. ret = of_address_to_resource(np, 0, &r[0]);
  438. if (ret)
  439. goto err;
  440. of_irq_to_resource(np, 0, &r[1]);
  441. usb_dev_mph =
  442. platform_device_register_simple("fsl-ehci", i, r, 2);
  443. if (IS_ERR(usb_dev_mph)) {
  444. ret = PTR_ERR(usb_dev_mph);
  445. goto err;
  446. }
  447. usb_dev_mph->dev.coherent_dma_mask = 0xffffffffUL;
  448. usb_dev_mph->dev.dma_mask = &usb_dev_mph->dev.coherent_dma_mask;
  449. usb_data.operating_mode = FSL_USB2_MPH_HOST;
  450. prop = of_get_property(np, "port0", NULL);
  451. if (prop)
  452. usb_data.port_enables |= FSL_USB2_PORT0_ENABLED;
  453. prop = of_get_property(np, "port1", NULL);
  454. if (prop)
  455. usb_data.port_enables |= FSL_USB2_PORT1_ENABLED;
  456. prop = of_get_property(np, "phy_type", NULL);
  457. usb_data.phy_mode = determine_usb_phy(prop);
  458. ret =
  459. platform_device_add_data(usb_dev_mph, &usb_data,
  460. sizeof(struct
  461. fsl_usb2_platform_data));
  462. if (ret)
  463. goto unreg_mph;
  464. }
  465. for (np = NULL;
  466. (np = of_find_compatible_node(np, "usb", "fsl-usb2-dr")) != NULL;
  467. i++) {
  468. struct resource r[2];
  469. struct fsl_usb2_platform_data usb_data;
  470. const unsigned char *prop = NULL;
  471. memset(&r, 0, sizeof(r));
  472. memset(&usb_data, 0, sizeof(usb_data));
  473. ret = of_address_to_resource(np, 0, &r[0]);
  474. if (ret)
  475. goto unreg_mph;
  476. of_irq_to_resource(np, 0, &r[1]);
  477. prop = of_get_property(np, "dr_mode", NULL);
  478. if (!prop || !strcmp(prop, "host")) {
  479. usb_data.operating_mode = FSL_USB2_DR_HOST;
  480. usb_dev_dr_host = platform_device_register_simple(
  481. "fsl-ehci", i, r, 2);
  482. if (IS_ERR(usb_dev_dr_host)) {
  483. ret = PTR_ERR(usb_dev_dr_host);
  484. goto err;
  485. }
  486. } else if (prop && !strcmp(prop, "peripheral")) {
  487. usb_data.operating_mode = FSL_USB2_DR_DEVICE;
  488. usb_dev_dr_client = platform_device_register_simple(
  489. "fsl-usb2-udc", i, r, 2);
  490. if (IS_ERR(usb_dev_dr_client)) {
  491. ret = PTR_ERR(usb_dev_dr_client);
  492. goto err;
  493. }
  494. } else if (prop && !strcmp(prop, "otg")) {
  495. usb_data.operating_mode = FSL_USB2_DR_OTG;
  496. usb_dev_dr_host = platform_device_register_simple(
  497. "fsl-ehci", i, r, 2);
  498. if (IS_ERR(usb_dev_dr_host)) {
  499. ret = PTR_ERR(usb_dev_dr_host);
  500. goto err;
  501. }
  502. usb_dev_dr_client = platform_device_register_simple(
  503. "fsl-usb2-udc", i, r, 2);
  504. if (IS_ERR(usb_dev_dr_client)) {
  505. ret = PTR_ERR(usb_dev_dr_client);
  506. goto err;
  507. }
  508. } else {
  509. ret = -EINVAL;
  510. goto err;
  511. }
  512. prop = of_get_property(np, "phy_type", NULL);
  513. usb_data.phy_mode = determine_usb_phy(prop);
  514. if (usb_dev_dr_host) {
  515. usb_dev_dr_host->dev.coherent_dma_mask = 0xffffffffUL;
  516. usb_dev_dr_host->dev.dma_mask = &usb_dev_dr_host->
  517. dev.coherent_dma_mask;
  518. if ((ret = platform_device_add_data(usb_dev_dr_host,
  519. &usb_data, sizeof(struct
  520. fsl_usb2_platform_data))))
  521. goto unreg_dr;
  522. }
  523. if (usb_dev_dr_client) {
  524. usb_dev_dr_client->dev.coherent_dma_mask = 0xffffffffUL;
  525. usb_dev_dr_client->dev.dma_mask = &usb_dev_dr_client->
  526. dev.coherent_dma_mask;
  527. if ((ret = platform_device_add_data(usb_dev_dr_client,
  528. &usb_data, sizeof(struct
  529. fsl_usb2_platform_data))))
  530. goto unreg_dr;
  531. }
  532. }
  533. return 0;
  534. unreg_dr:
  535. if (usb_dev_dr_host)
  536. platform_device_unregister(usb_dev_dr_host);
  537. if (usb_dev_dr_client)
  538. platform_device_unregister(usb_dev_dr_client);
  539. unreg_mph:
  540. if (usb_dev_mph)
  541. platform_device_unregister(usb_dev_mph);
  542. err:
  543. return ret;
  544. }
  545. arch_initcall(fsl_usb_of_init);
  546. #ifndef CONFIG_PPC_CPM_NEW_BINDING
  547. #ifdef CONFIG_CPM2
  548. extern void init_scc_ioports(struct fs_uart_platform_info*);
  549. static const char fcc_regs[] = "fcc_regs";
  550. static const char fcc_regs_c[] = "fcc_regs_c";
  551. static const char fcc_pram[] = "fcc_pram";
  552. static char bus_id[9][BUS_ID_SIZE];
  553. static int __init fs_enet_of_init(void)
  554. {
  555. struct device_node *np;
  556. unsigned int i;
  557. struct platform_device *fs_enet_dev;
  558. struct resource res;
  559. int ret;
  560. for (np = NULL, i = 0;
  561. (np = of_find_compatible_node(np, "network", "fs_enet")) != NULL;
  562. i++) {
  563. struct resource r[4];
  564. struct device_node *phy, *mdio;
  565. struct fs_platform_info fs_enet_data;
  566. const unsigned int *id, *phy_addr, *phy_irq;
  567. const void *mac_addr;
  568. const phandle *ph;
  569. const char *model;
  570. memset(r, 0, sizeof(r));
  571. memset(&fs_enet_data, 0, sizeof(fs_enet_data));
  572. ret = of_address_to_resource(np, 0, &r[0]);
  573. if (ret)
  574. goto err;
  575. r[0].name = fcc_regs;
  576. ret = of_address_to_resource(np, 1, &r[1]);
  577. if (ret)
  578. goto err;
  579. r[1].name = fcc_pram;
  580. ret = of_address_to_resource(np, 2, &r[2]);
  581. if (ret)
  582. goto err;
  583. r[2].name = fcc_regs_c;
  584. fs_enet_data.fcc_regs_c = r[2].start;
  585. of_irq_to_resource(np, 0, &r[3]);
  586. fs_enet_dev =
  587. platform_device_register_simple("fsl-cpm-fcc", i, &r[0], 4);
  588. if (IS_ERR(fs_enet_dev)) {
  589. ret = PTR_ERR(fs_enet_dev);
  590. goto err;
  591. }
  592. model = of_get_property(np, "model", NULL);
  593. if (model == NULL) {
  594. ret = -ENODEV;
  595. goto unreg;
  596. }
  597. mac_addr = of_get_mac_address(np);
  598. if (mac_addr)
  599. memcpy(fs_enet_data.macaddr, mac_addr, 6);
  600. ph = of_get_property(np, "phy-handle", NULL);
  601. phy = of_find_node_by_phandle(*ph);
  602. if (phy == NULL) {
  603. ret = -ENODEV;
  604. goto unreg;
  605. }
  606. phy_addr = of_get_property(phy, "reg", NULL);
  607. fs_enet_data.phy_addr = *phy_addr;
  608. phy_irq = of_get_property(phy, "interrupts", NULL);
  609. id = of_get_property(np, "device-id", NULL);
  610. fs_enet_data.fs_no = *id;
  611. strcpy(fs_enet_data.fs_type, model);
  612. mdio = of_get_parent(phy);
  613. ret = of_address_to_resource(mdio, 0, &res);
  614. if (ret) {
  615. of_node_put(phy);
  616. of_node_put(mdio);
  617. goto unreg;
  618. }
  619. fs_enet_data.clk_rx = *((u32 *)of_get_property(np,
  620. "rx-clock", NULL));
  621. fs_enet_data.clk_tx = *((u32 *)of_get_property(np,
  622. "tx-clock", NULL));
  623. if (strstr(model, "FCC")) {
  624. int fcc_index = *id - 1;
  625. const unsigned char *mdio_bb_prop;
  626. fs_enet_data.dpram_offset = (u32)cpm_dpram_addr(0);
  627. fs_enet_data.rx_ring = 32;
  628. fs_enet_data.tx_ring = 32;
  629. fs_enet_data.rx_copybreak = 240;
  630. fs_enet_data.use_napi = 0;
  631. fs_enet_data.napi_weight = 17;
  632. fs_enet_data.mem_offset = FCC_MEM_OFFSET(fcc_index);
  633. fs_enet_data.cp_page = CPM_CR_FCC_PAGE(fcc_index);
  634. fs_enet_data.cp_block = CPM_CR_FCC_SBLOCK(fcc_index);
  635. snprintf((char*)&bus_id[(*id)], BUS_ID_SIZE, "%x:%02x",
  636. (u32)res.start, fs_enet_data.phy_addr);
  637. fs_enet_data.bus_id = (char*)&bus_id[(*id)];
  638. fs_enet_data.init_ioports = init_fcc_ioports;
  639. mdio_bb_prop = of_get_property(phy, "bitbang", NULL);
  640. if (mdio_bb_prop) {
  641. struct platform_device *fs_enet_mdio_bb_dev;
  642. struct fs_mii_bb_platform_info fs_enet_mdio_bb_data;
  643. fs_enet_mdio_bb_dev =
  644. platform_device_register_simple("fsl-bb-mdio",
  645. i, NULL, 0);
  646. memset(&fs_enet_mdio_bb_data, 0,
  647. sizeof(struct fs_mii_bb_platform_info));
  648. fs_enet_mdio_bb_data.mdio_dat.bit =
  649. mdio_bb_prop[0];
  650. fs_enet_mdio_bb_data.mdio_dir.bit =
  651. mdio_bb_prop[1];
  652. fs_enet_mdio_bb_data.mdc_dat.bit =
  653. mdio_bb_prop[2];
  654. fs_enet_mdio_bb_data.mdio_port =
  655. mdio_bb_prop[3];
  656. fs_enet_mdio_bb_data.mdc_port =
  657. mdio_bb_prop[4];
  658. fs_enet_mdio_bb_data.delay =
  659. mdio_bb_prop[5];
  660. fs_enet_mdio_bb_data.irq[0] = phy_irq[0];
  661. fs_enet_mdio_bb_data.irq[1] = -1;
  662. fs_enet_mdio_bb_data.irq[2] = -1;
  663. fs_enet_mdio_bb_data.irq[3] = phy_irq[0];
  664. fs_enet_mdio_bb_data.irq[31] = -1;
  665. fs_enet_mdio_bb_data.mdio_dat.offset =
  666. (u32)&cpm2_immr->im_ioport.iop_pdatc;
  667. fs_enet_mdio_bb_data.mdio_dir.offset =
  668. (u32)&cpm2_immr->im_ioport.iop_pdirc;
  669. fs_enet_mdio_bb_data.mdc_dat.offset =
  670. (u32)&cpm2_immr->im_ioport.iop_pdatc;
  671. ret = platform_device_add_data(
  672. fs_enet_mdio_bb_dev,
  673. &fs_enet_mdio_bb_data,
  674. sizeof(struct fs_mii_bb_platform_info));
  675. if (ret)
  676. goto unreg;
  677. }
  678. of_node_put(phy);
  679. of_node_put(mdio);
  680. ret = platform_device_add_data(fs_enet_dev, &fs_enet_data,
  681. sizeof(struct
  682. fs_platform_info));
  683. if (ret)
  684. goto unreg;
  685. }
  686. }
  687. return 0;
  688. unreg:
  689. platform_device_unregister(fs_enet_dev);
  690. err:
  691. return ret;
  692. }
  693. arch_initcall(fs_enet_of_init);
  694. static const char scc_regs[] = "regs";
  695. static const char scc_pram[] = "pram";
  696. static int __init cpm_uart_of_init(void)
  697. {
  698. struct device_node *np;
  699. unsigned int i;
  700. struct platform_device *cpm_uart_dev;
  701. int ret;
  702. for (np = NULL, i = 0;
  703. (np = of_find_compatible_node(np, "serial", "cpm_uart")) != NULL;
  704. i++) {
  705. struct resource r[3];
  706. struct fs_uart_platform_info cpm_uart_data;
  707. const int *id;
  708. const char *model;
  709. memset(r, 0, sizeof(r));
  710. memset(&cpm_uart_data, 0, sizeof(cpm_uart_data));
  711. ret = of_address_to_resource(np, 0, &r[0]);
  712. if (ret)
  713. goto err;
  714. r[0].name = scc_regs;
  715. ret = of_address_to_resource(np, 1, &r[1]);
  716. if (ret)
  717. goto err;
  718. r[1].name = scc_pram;
  719. of_irq_to_resource(np, 0, &r[2]);
  720. cpm_uart_dev =
  721. platform_device_register_simple("fsl-cpm-scc:uart", i, &r[0], 3);
  722. if (IS_ERR(cpm_uart_dev)) {
  723. ret = PTR_ERR(cpm_uart_dev);
  724. goto err;
  725. }
  726. id = of_get_property(np, "device-id", NULL);
  727. cpm_uart_data.fs_no = *id;
  728. model = of_get_property(np, "model", NULL);
  729. strcpy(cpm_uart_data.fs_type, model);
  730. cpm_uart_data.uart_clk = ppc_proc_freq;
  731. cpm_uart_data.tx_num_fifo = 4;
  732. cpm_uart_data.tx_buf_size = 32;
  733. cpm_uart_data.rx_num_fifo = 4;
  734. cpm_uart_data.rx_buf_size = 32;
  735. cpm_uart_data.clk_rx = *((u32 *)of_get_property(np,
  736. "rx-clock", NULL));
  737. cpm_uart_data.clk_tx = *((u32 *)of_get_property(np,
  738. "tx-clock", NULL));
  739. ret =
  740. platform_device_add_data(cpm_uart_dev, &cpm_uart_data,
  741. sizeof(struct
  742. fs_uart_platform_info));
  743. if (ret)
  744. goto unreg;
  745. }
  746. return 0;
  747. unreg:
  748. platform_device_unregister(cpm_uart_dev);
  749. err:
  750. return ret;
  751. }
  752. arch_initcall(cpm_uart_of_init);
  753. #endif /* CONFIG_CPM2 */
  754. #ifdef CONFIG_8xx
  755. extern void init_scc_ioports(struct fs_platform_info*);
  756. extern int platform_device_skip(const char *model, int id);
  757. static int __init fs_enet_mdio_of_init(void)
  758. {
  759. struct device_node *np;
  760. unsigned int i;
  761. struct platform_device *mdio_dev;
  762. struct resource res;
  763. int ret;
  764. for (np = NULL, i = 0;
  765. (np = of_find_compatible_node(np, "mdio", "fs_enet")) != NULL;
  766. i++) {
  767. struct fs_mii_fec_platform_info mdio_data;
  768. memset(&res, 0, sizeof(res));
  769. memset(&mdio_data, 0, sizeof(mdio_data));
  770. ret = of_address_to_resource(np, 0, &res);
  771. if (ret)
  772. goto err;
  773. mdio_dev =
  774. platform_device_register_simple("fsl-cpm-fec-mdio",
  775. res.start, &res, 1);
  776. if (IS_ERR(mdio_dev)) {
  777. ret = PTR_ERR(mdio_dev);
  778. goto err;
  779. }
  780. mdio_data.mii_speed = ((((ppc_proc_freq + 4999999) / 2500000) / 2) & 0x3F) << 1;
  781. ret =
  782. platform_device_add_data(mdio_dev, &mdio_data,
  783. sizeof(struct fs_mii_fec_platform_info));
  784. if (ret)
  785. goto unreg;
  786. }
  787. return 0;
  788. unreg:
  789. platform_device_unregister(mdio_dev);
  790. err:
  791. return ret;
  792. }
  793. arch_initcall(fs_enet_mdio_of_init);
  794. static const char *enet_regs = "regs";
  795. static const char *enet_pram = "pram";
  796. static const char *enet_irq = "interrupt";
  797. static char bus_id[9][BUS_ID_SIZE];
  798. static int __init fs_enet_of_init(void)
  799. {
  800. struct device_node *np;
  801. unsigned int i;
  802. struct platform_device *fs_enet_dev = NULL;
  803. struct resource res;
  804. int ret;
  805. for (np = NULL, i = 0;
  806. (np = of_find_compatible_node(np, "network", "fs_enet")) != NULL;
  807. i++) {
  808. struct resource r[4];
  809. struct device_node *phy = NULL, *mdio = NULL;
  810. struct fs_platform_info fs_enet_data;
  811. const unsigned int *id;
  812. const unsigned int *phy_addr;
  813. const void *mac_addr;
  814. const phandle *ph;
  815. const char *model;
  816. memset(r, 0, sizeof(r));
  817. memset(&fs_enet_data, 0, sizeof(fs_enet_data));
  818. model = of_get_property(np, "model", NULL);
  819. if (model == NULL) {
  820. ret = -ENODEV;
  821. goto unreg;
  822. }
  823. id = of_get_property(np, "device-id", NULL);
  824. fs_enet_data.fs_no = *id;
  825. if (platform_device_skip(model, *id))
  826. continue;
  827. ret = of_address_to_resource(np, 0, &r[0]);
  828. if (ret)
  829. goto err;
  830. r[0].name = enet_regs;
  831. mac_addr = of_get_mac_address(np);
  832. if (mac_addr)
  833. memcpy(fs_enet_data.macaddr, mac_addr, 6);
  834. ph = of_get_property(np, "phy-handle", NULL);
  835. if (ph != NULL)
  836. phy = of_find_node_by_phandle(*ph);
  837. if (phy != NULL) {
  838. phy_addr = of_get_property(phy, "reg", NULL);
  839. fs_enet_data.phy_addr = *phy_addr;
  840. fs_enet_data.has_phy = 1;
  841. mdio = of_get_parent(phy);
  842. ret = of_address_to_resource(mdio, 0, &res);
  843. if (ret) {
  844. of_node_put(phy);
  845. of_node_put(mdio);
  846. goto unreg;
  847. }
  848. }
  849. model = of_get_property(np, "model", NULL);
  850. strcpy(fs_enet_data.fs_type, model);
  851. if (strstr(model, "FEC")) {
  852. r[1].start = r[1].end = irq_of_parse_and_map(np, 0);
  853. r[1].flags = IORESOURCE_IRQ;
  854. r[1].name = enet_irq;
  855. fs_enet_dev =
  856. platform_device_register_simple("fsl-cpm-fec", i, &r[0], 2);
  857. if (IS_ERR(fs_enet_dev)) {
  858. ret = PTR_ERR(fs_enet_dev);
  859. goto err;
  860. }
  861. fs_enet_data.rx_ring = 128;
  862. fs_enet_data.tx_ring = 16;
  863. fs_enet_data.rx_copybreak = 240;
  864. fs_enet_data.use_napi = 1;
  865. fs_enet_data.napi_weight = 17;
  866. snprintf((char*)&bus_id[i], BUS_ID_SIZE, "%x:%02x",
  867. (u32)res.start, fs_enet_data.phy_addr);
  868. fs_enet_data.bus_id = (char*)&bus_id[i];
  869. fs_enet_data.init_ioports = init_fec_ioports;
  870. }
  871. if (strstr(model, "SCC")) {
  872. ret = of_address_to_resource(np, 1, &r[1]);
  873. if (ret)
  874. goto err;
  875. r[1].name = enet_pram;
  876. r[2].start = r[2].end = irq_of_parse_and_map(np, 0);
  877. r[2].flags = IORESOURCE_IRQ;
  878. r[2].name = enet_irq;
  879. fs_enet_dev =
  880. platform_device_register_simple("fsl-cpm-scc", i, &r[0], 3);
  881. if (IS_ERR(fs_enet_dev)) {
  882. ret = PTR_ERR(fs_enet_dev);
  883. goto err;
  884. }
  885. fs_enet_data.rx_ring = 64;
  886. fs_enet_data.tx_ring = 8;
  887. fs_enet_data.rx_copybreak = 240;
  888. fs_enet_data.use_napi = 1;
  889. fs_enet_data.napi_weight = 17;
  890. snprintf((char*)&bus_id[i], BUS_ID_SIZE, "%s", "fixed@10:1");
  891. fs_enet_data.bus_id = (char*)&bus_id[i];
  892. fs_enet_data.init_ioports = init_scc_ioports;
  893. }
  894. of_node_put(phy);
  895. of_node_put(mdio);
  896. ret = platform_device_add_data(fs_enet_dev, &fs_enet_data,
  897. sizeof(struct
  898. fs_platform_info));
  899. if (ret)
  900. goto unreg;
  901. }
  902. return 0;
  903. unreg:
  904. platform_device_unregister(fs_enet_dev);
  905. err:
  906. return ret;
  907. }
  908. arch_initcall(fs_enet_of_init);
  909. static int __init fsl_pcmcia_of_init(void)
  910. {
  911. struct device_node *np = NULL;
  912. /*
  913. * Register all the devices which type is "pcmcia"
  914. */
  915. while ((np = of_find_compatible_node(np,
  916. "pcmcia", "fsl,pq-pcmcia")) != NULL)
  917. of_platform_device_create(np, "m8xx-pcmcia", NULL);
  918. return 0;
  919. }
  920. arch_initcall(fsl_pcmcia_of_init);
  921. static const char *smc_regs = "regs";
  922. static const char *smc_pram = "pram";
  923. static int __init cpm_smc_uart_of_init(void)
  924. {
  925. struct device_node *np;
  926. unsigned int i;
  927. struct platform_device *cpm_uart_dev;
  928. int ret;
  929. for (np = NULL, i = 0;
  930. (np = of_find_compatible_node(np, "serial", "cpm_uart")) != NULL;
  931. i++) {
  932. struct resource r[3];
  933. struct fs_uart_platform_info cpm_uart_data;
  934. const int *id;
  935. const char *model;
  936. memset(r, 0, sizeof(r));
  937. memset(&cpm_uart_data, 0, sizeof(cpm_uart_data));
  938. ret = of_address_to_resource(np, 0, &r[0]);
  939. if (ret)
  940. goto err;
  941. r[0].name = smc_regs;
  942. ret = of_address_to_resource(np, 1, &r[1]);
  943. if (ret)
  944. goto err;
  945. r[1].name = smc_pram;
  946. r[2].start = r[2].end = irq_of_parse_and_map(np, 0);
  947. r[2].flags = IORESOURCE_IRQ;
  948. cpm_uart_dev =
  949. platform_device_register_simple("fsl-cpm-smc:uart", i, &r[0], 3);
  950. if (IS_ERR(cpm_uart_dev)) {
  951. ret = PTR_ERR(cpm_uart_dev);
  952. goto err;
  953. }
  954. model = of_get_property(np, "model", NULL);
  955. strcpy(cpm_uart_data.fs_type, model);
  956. id = of_get_property(np, "device-id", NULL);
  957. cpm_uart_data.fs_no = *id;
  958. cpm_uart_data.uart_clk = ppc_proc_freq;
  959. cpm_uart_data.tx_num_fifo = 4;
  960. cpm_uart_data.tx_buf_size = 32;
  961. cpm_uart_data.rx_num_fifo = 4;
  962. cpm_uart_data.rx_buf_size = 32;
  963. ret =
  964. platform_device_add_data(cpm_uart_dev, &cpm_uart_data,
  965. sizeof(struct
  966. fs_uart_platform_info));
  967. if (ret)
  968. goto unreg;
  969. }
  970. return 0;
  971. unreg:
  972. platform_device_unregister(cpm_uart_dev);
  973. err:
  974. return ret;
  975. }
  976. arch_initcall(cpm_smc_uart_of_init);
  977. #endif /* CONFIG_8xx */
  978. #endif /* CONFIG_PPC_CPM_NEW_BINDING */
  979. int __init fsl_spi_init(struct spi_board_info *board_infos,
  980. unsigned int num_board_infos,
  981. void (*activate_cs)(u8 cs, u8 polarity),
  982. void (*deactivate_cs)(u8 cs, u8 polarity))
  983. {
  984. struct device_node *np;
  985. unsigned int i;
  986. const u32 *sysclk;
  987. /* SPI controller is either clocked from QE or SoC clock */
  988. np = of_find_node_by_type(NULL, "qe");
  989. if (!np)
  990. np = of_find_node_by_type(NULL, "soc");
  991. if (!np)
  992. return -ENODEV;
  993. sysclk = of_get_property(np, "bus-frequency", NULL);
  994. if (!sysclk)
  995. return -ENODEV;
  996. for (np = NULL, i = 1;
  997. (np = of_find_compatible_node(np, "spi", "fsl_spi")) != NULL;
  998. i++) {
  999. int ret = 0;
  1000. unsigned int j;
  1001. const void *prop;
  1002. struct resource res[2];
  1003. struct platform_device *pdev;
  1004. struct fsl_spi_platform_data pdata = {
  1005. .activate_cs = activate_cs,
  1006. .deactivate_cs = deactivate_cs,
  1007. };
  1008. memset(res, 0, sizeof(res));
  1009. pdata.sysclk = *sysclk;
  1010. prop = of_get_property(np, "reg", NULL);
  1011. if (!prop)
  1012. goto err;
  1013. pdata.bus_num = *(u32 *)prop;
  1014. prop = of_get_property(np, "mode", NULL);
  1015. if (prop && !strcmp(prop, "cpu-qe"))
  1016. pdata.qe_mode = 1;
  1017. for (j = 0; j < num_board_infos; j++) {
  1018. if (board_infos[j].bus_num == pdata.bus_num)
  1019. pdata.max_chipselect++;
  1020. }
  1021. if (!pdata.max_chipselect)
  1022. goto err;
  1023. ret = of_address_to_resource(np, 0, &res[0]);
  1024. if (ret)
  1025. goto err;
  1026. ret = of_irq_to_resource(np, 0, &res[1]);
  1027. if (ret == NO_IRQ)
  1028. goto err;
  1029. pdev = platform_device_alloc("mpc83xx_spi", i);
  1030. if (!pdev)
  1031. goto err;
  1032. ret = platform_device_add_data(pdev, &pdata, sizeof(pdata));
  1033. if (ret)
  1034. goto unreg;
  1035. ret = platform_device_add_resources(pdev, res,
  1036. ARRAY_SIZE(res));
  1037. if (ret)
  1038. goto unreg;
  1039. ret = platform_device_register(pdev);
  1040. if (ret)
  1041. goto unreg;
  1042. continue;
  1043. unreg:
  1044. platform_device_del(pdev);
  1045. err:
  1046. continue;
  1047. }
  1048. return spi_register_board_info(board_infos, num_board_infos);
  1049. }
  1050. #if defined(CONFIG_PPC_85xx) || defined(CONFIG_PPC_86xx)
  1051. static __be32 __iomem *rstcr;
  1052. static int __init setup_rstcr(void)
  1053. {
  1054. struct device_node *np;
  1055. np = of_find_node_by_name(NULL, "global-utilities");
  1056. if ((np && of_get_property(np, "fsl,has-rstcr", NULL))) {
  1057. const u32 *prop = of_get_property(np, "reg", NULL);
  1058. if (prop) {
  1059. /* map reset control register
  1060. * 0xE00B0 is offset of reset control register
  1061. */
  1062. rstcr = ioremap(get_immrbase() + *prop + 0xB0, 0xff);
  1063. if (!rstcr)
  1064. printk (KERN_EMERG "Error: reset control "
  1065. "register not mapped!\n");
  1066. }
  1067. } else
  1068. printk (KERN_INFO "rstcr compatible register does not exist!\n");
  1069. if (np)
  1070. of_node_put(np);
  1071. return 0;
  1072. }
  1073. arch_initcall(setup_rstcr);
  1074. void fsl_rstcr_restart(char *cmd)
  1075. {
  1076. local_irq_disable();
  1077. if (rstcr)
  1078. /* set reset control register */
  1079. out_be32(rstcr, 0x2); /* HRESET_REQ */
  1080. while (1) ;
  1081. }
  1082. #endif