smp.c 5.1 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229
  1. /*
  2. * SMP support for BPA machines.
  3. *
  4. * Dave Engebretsen, Peter Bergner, and
  5. * Mike Corrigan {engebret|bergner|mikec}@us.ibm.com
  6. *
  7. * Plus various changes from other IBM teams...
  8. *
  9. * This program is free software; you can redistribute it and/or
  10. * modify it under the terms of the GNU General Public License
  11. * as published by the Free Software Foundation; either version
  12. * 2 of the License, or (at your option) any later version.
  13. */
  14. #undef DEBUG
  15. #include <linux/kernel.h>
  16. #include <linux/module.h>
  17. #include <linux/sched.h>
  18. #include <linux/smp.h>
  19. #include <linux/interrupt.h>
  20. #include <linux/delay.h>
  21. #include <linux/init.h>
  22. #include <linux/spinlock.h>
  23. #include <linux/cache.h>
  24. #include <linux/err.h>
  25. #include <linux/sysdev.h>
  26. #include <linux/cpu.h>
  27. #include <asm/ptrace.h>
  28. #include <asm/atomic.h>
  29. #include <asm/irq.h>
  30. #include <asm/page.h>
  31. #include <asm/pgtable.h>
  32. #include <asm/io.h>
  33. #include <asm/prom.h>
  34. #include <asm/smp.h>
  35. #include <asm/paca.h>
  36. #include <asm/time.h>
  37. #include <asm/machdep.h>
  38. #include <asm/cputable.h>
  39. #include <asm/firmware.h>
  40. #include <asm/system.h>
  41. #include <asm/rtas.h>
  42. #include "interrupt.h"
  43. #ifdef DEBUG
  44. #define DBG(fmt...) udbg_printf(fmt)
  45. #else
  46. #define DBG(fmt...)
  47. #endif
  48. /*
  49. * The primary thread of each non-boot processor is recorded here before
  50. * smp init.
  51. */
  52. static cpumask_t of_spin_map;
  53. extern void generic_secondary_smp_init(unsigned long);
  54. /**
  55. * smp_startup_cpu() - start the given cpu
  56. *
  57. * At boot time, there is nothing to do for primary threads which were
  58. * started from Open Firmware. For anything else, call RTAS with the
  59. * appropriate start location.
  60. *
  61. * Returns:
  62. * 0 - failure
  63. * 1 - success
  64. */
  65. static inline int __devinit smp_startup_cpu(unsigned int lcpu)
  66. {
  67. int status;
  68. unsigned long start_here = __pa((u32)*((unsigned long *)
  69. generic_secondary_smp_init));
  70. unsigned int pcpu;
  71. int start_cpu;
  72. if (cpu_isset(lcpu, of_spin_map))
  73. /* Already started by OF and sitting in spin loop */
  74. return 1;
  75. pcpu = get_hard_smp_processor_id(lcpu);
  76. /* Fixup atomic count: it exited inside IRQ handler. */
  77. task_thread_info(paca[lcpu].__current)->preempt_count = 0;
  78. /*
  79. * If the RTAS start-cpu token does not exist then presume the
  80. * cpu is already spinning.
  81. */
  82. start_cpu = rtas_token("start-cpu");
  83. if (start_cpu == RTAS_UNKNOWN_SERVICE)
  84. return 1;
  85. status = rtas_call(start_cpu, 3, 1, NULL, pcpu, start_here, lcpu);
  86. if (status != 0) {
  87. printk(KERN_ERR "start-cpu failed: %i\n", status);
  88. return 0;
  89. }
  90. return 1;
  91. }
  92. static void smp_iic_message_pass(int target, int msg)
  93. {
  94. unsigned int i;
  95. if (target < NR_CPUS) {
  96. iic_cause_IPI(target, msg);
  97. } else {
  98. for_each_online_cpu(i) {
  99. if (target == MSG_ALL_BUT_SELF
  100. && i == smp_processor_id())
  101. continue;
  102. iic_cause_IPI(i, msg);
  103. }
  104. }
  105. }
  106. static int __init smp_iic_probe(void)
  107. {
  108. iic_request_IPIs();
  109. return cpus_weight(cpu_possible_map);
  110. }
  111. static void __devinit smp_iic_setup_cpu(int cpu)
  112. {
  113. if (cpu != boot_cpuid)
  114. iic_setup_cpu();
  115. }
  116. static DEFINE_SPINLOCK(timebase_lock);
  117. static unsigned long timebase = 0;
  118. static void __devinit cell_give_timebase(void)
  119. {
  120. spin_lock(&timebase_lock);
  121. rtas_call(rtas_token("freeze-time-base"), 0, 1, NULL);
  122. timebase = get_tb();
  123. spin_unlock(&timebase_lock);
  124. while (timebase)
  125. barrier();
  126. rtas_call(rtas_token("thaw-time-base"), 0, 1, NULL);
  127. }
  128. static void __devinit cell_take_timebase(void)
  129. {
  130. while (!timebase)
  131. barrier();
  132. spin_lock(&timebase_lock);
  133. set_tb(timebase >> 32, timebase & 0xffffffff);
  134. timebase = 0;
  135. spin_unlock(&timebase_lock);
  136. }
  137. static void __devinit smp_cell_kick_cpu(int nr)
  138. {
  139. BUG_ON(nr < 0 || nr >= NR_CPUS);
  140. if (!smp_startup_cpu(nr))
  141. return;
  142. /*
  143. * The processor is currently spinning, waiting for the
  144. * cpu_start field to become non-zero After we set cpu_start,
  145. * the processor will continue on to secondary_start
  146. */
  147. paca[nr].cpu_start = 1;
  148. }
  149. static int smp_cell_cpu_bootable(unsigned int nr)
  150. {
  151. /* Special case - we inhibit secondary thread startup
  152. * during boot if the user requests it. Odd-numbered
  153. * cpus are assumed to be secondary threads.
  154. */
  155. if (system_state < SYSTEM_RUNNING &&
  156. cpu_has_feature(CPU_FTR_SMT) &&
  157. !smt_enabled_at_boot && nr % 2 != 0)
  158. return 0;
  159. return 1;
  160. }
  161. static struct smp_ops_t bpa_iic_smp_ops = {
  162. .message_pass = smp_iic_message_pass,
  163. .probe = smp_iic_probe,
  164. .kick_cpu = smp_cell_kick_cpu,
  165. .setup_cpu = smp_iic_setup_cpu,
  166. .cpu_bootable = smp_cell_cpu_bootable,
  167. };
  168. /* This is called very early */
  169. void __init smp_init_cell(void)
  170. {
  171. int i;
  172. DBG(" -> smp_init_cell()\n");
  173. smp_ops = &bpa_iic_smp_ops;
  174. /* Mark threads which are still spinning in hold loops. */
  175. if (cpu_has_feature(CPU_FTR_SMT)) {
  176. for_each_present_cpu(i) {
  177. if (i % 2 == 0)
  178. /*
  179. * Even-numbered logical cpus correspond to
  180. * primary threads.
  181. */
  182. cpu_set(i, of_spin_map);
  183. }
  184. } else {
  185. of_spin_map = cpu_present_map;
  186. }
  187. cpu_clear(boot_cpuid, of_spin_map);
  188. /* Non-lpar has additional take/give timebase */
  189. if (rtas_token("freeze-time-base") != RTAS_UNKNOWN_SERVICE) {
  190. smp_ops->give_timebase = cell_give_timebase;
  191. smp_ops->take_timebase = cell_take_timebase;
  192. }
  193. DBG(" <- smp_init_cell()\n");
  194. }