mpc8313erdb.dts 4.6 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211
  1. /*
  2. * MPC8313E RDB Device Tree Source
  3. *
  4. * Copyright 2005, 2006, 2007 Freescale Semiconductor Inc.
  5. *
  6. * This program is free software; you can redistribute it and/or modify it
  7. * under the terms of the GNU General Public License as published by the
  8. * Free Software Foundation; either version 2 of the License, or (at your
  9. * option) any later version.
  10. */
  11. / {
  12. model = "MPC8313ERDB";
  13. compatible = "MPC8313ERDB", "MPC831xRDB", "MPC83xxRDB";
  14. #address-cells = <1>;
  15. #size-cells = <1>;
  16. cpus {
  17. #address-cells = <1>;
  18. #size-cells = <0>;
  19. PowerPC,8313@0 {
  20. device_type = "cpu";
  21. reg = <0>;
  22. d-cache-line-size = <20>; // 32 bytes
  23. i-cache-line-size = <20>; // 32 bytes
  24. d-cache-size = <4000>; // L1, 16K
  25. i-cache-size = <4000>; // L1, 16K
  26. timebase-frequency = <0>; // from bootloader
  27. bus-frequency = <0>; // from bootloader
  28. clock-frequency = <0>; // from bootloader
  29. };
  30. };
  31. memory {
  32. device_type = "memory";
  33. reg = <00000000 08000000>; // 128MB at 0
  34. };
  35. soc8313@e0000000 {
  36. #address-cells = <1>;
  37. #size-cells = <1>;
  38. device_type = "soc";
  39. ranges = <0 e0000000 00100000>;
  40. reg = <e0000000 00000200>;
  41. bus-frequency = <0>;
  42. wdt@200 {
  43. device_type = "watchdog";
  44. compatible = "mpc83xx_wdt";
  45. reg = <200 100>;
  46. };
  47. i2c@3000 {
  48. device_type = "i2c";
  49. compatible = "fsl-i2c";
  50. reg = <3000 100>;
  51. interrupts = <e 8>;
  52. interrupt-parent = < &ipic >;
  53. dfsrr;
  54. };
  55. i2c@3100 {
  56. device_type = "i2c";
  57. compatible = "fsl-i2c";
  58. reg = <3100 100>;
  59. interrupts = <f 8>;
  60. interrupt-parent = < &ipic >;
  61. dfsrr;
  62. };
  63. spi@7000 {
  64. device_type = "spi";
  65. compatible = "fsl_spi";
  66. reg = <7000 1000>;
  67. interrupts = <10 8>;
  68. interrupt-parent = < &ipic >;
  69. mode = "cpu";
  70. };
  71. /* phy type (ULPI, UTMI, UTMI_WIDE, SERIAL) */
  72. usb@23000 {
  73. device_type = "usb";
  74. compatible = "fsl-usb2-dr";
  75. reg = <23000 1000>;
  76. #address-cells = <1>;
  77. #size-cells = <0>;
  78. interrupt-parent = < &ipic >;
  79. interrupts = <26 8>;
  80. phy_type = "utmi_wide";
  81. };
  82. mdio@24520 {
  83. device_type = "mdio";
  84. compatible = "gianfar";
  85. reg = <24520 20>;
  86. #address-cells = <1>;
  87. #size-cells = <0>;
  88. phy1: ethernet-phy@1 {
  89. interrupt-parent = < &ipic >;
  90. interrupts = <13 8>;
  91. reg = <1>;
  92. device_type = "ethernet-phy";
  93. };
  94. phy4: ethernet-phy@4 {
  95. interrupt-parent = < &ipic >;
  96. interrupts = <14 8>;
  97. reg = <4>;
  98. device_type = "ethernet-phy";
  99. };
  100. };
  101. ethernet@24000 {
  102. device_type = "network";
  103. model = "eTSEC";
  104. compatible = "gianfar";
  105. reg = <24000 1000>;
  106. local-mac-address = [ 00 00 00 00 00 00 ];
  107. interrupts = <25 8 24 8 23 8>;
  108. interrupt-parent = < &ipic >;
  109. phy-handle = < &phy1 >;
  110. };
  111. ethernet@25000 {
  112. device_type = "network";
  113. model = "eTSEC";
  114. compatible = "gianfar";
  115. reg = <25000 1000>;
  116. local-mac-address = [ 00 00 00 00 00 00 ];
  117. interrupts = <22 8 21 8 20 8>;
  118. interrupt-parent = < &ipic >;
  119. phy-handle = < &phy4 >;
  120. };
  121. serial@4500 {
  122. device_type = "serial";
  123. compatible = "ns16550";
  124. reg = <4500 100>;
  125. clock-frequency = <0>;
  126. interrupts = <9 8>;
  127. interrupt-parent = < &ipic >;
  128. };
  129. serial@4600 {
  130. device_type = "serial";
  131. compatible = "ns16550";
  132. reg = <4600 100>;
  133. clock-frequency = <0>;
  134. interrupts = <a 8>;
  135. interrupt-parent = < &ipic >;
  136. };
  137. crypto@30000 {
  138. device_type = "crypto";
  139. model = "SEC2";
  140. compatible = "talitos";
  141. reg = <30000 7000>;
  142. interrupts = <b 8>;
  143. interrupt-parent = < &ipic >;
  144. /* Rev. 2.2 */
  145. num-channels = <1>;
  146. channel-fifo-len = <18>;
  147. exec-units-mask = <0000004c>;
  148. descriptor-types-mask = <0122003f>;
  149. };
  150. /* IPIC
  151. * interrupts cell = <intr #, sense>
  152. * sense values match linux IORESOURCE_IRQ_* defines:
  153. * sense == 8: Level, low assertion
  154. * sense == 2: Edge, high-to-low change
  155. */
  156. ipic: pic@700 {
  157. interrupt-controller;
  158. #address-cells = <0>;
  159. #interrupt-cells = <2>;
  160. reg = <700 100>;
  161. device_type = "ipic";
  162. };
  163. };
  164. pci@e0008500 {
  165. interrupt-map-mask = <f800 0 0 7>;
  166. interrupt-map = <
  167. /* IDSEL 0x0E -mini PCI */
  168. 7000 0 0 1 &ipic 12 8
  169. 7000 0 0 2 &ipic 12 8
  170. 7000 0 0 3 &ipic 12 8
  171. 7000 0 0 4 &ipic 12 8
  172. /* IDSEL 0x0F - PCI slot */
  173. 7800 0 0 1 &ipic 11 8
  174. 7800 0 0 2 &ipic 12 8
  175. 7800 0 0 3 &ipic 11 8
  176. 7800 0 0 4 &ipic 12 8>;
  177. interrupt-parent = < &ipic >;
  178. interrupts = <42 8>;
  179. bus-range = <0 0>;
  180. ranges = <02000000 0 90000000 90000000 0 10000000
  181. 42000000 0 80000000 80000000 0 10000000
  182. 01000000 0 00000000 e2000000 0 00100000>;
  183. clock-frequency = <3f940aa>;
  184. #interrupt-cells = <1>;
  185. #size-cells = <2>;
  186. #address-cells = <3>;
  187. reg = <e0008500 100>;
  188. compatible = "fsl,mpc8349-pci";
  189. device_type = "pci";
  190. };
  191. };