mpc8272ads.dts 5.9 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249
  1. /*
  2. * MPC8272 ADS Device Tree Source
  3. *
  4. * Copyright 2005 Freescale Semiconductor Inc.
  5. *
  6. * This program is free software; you can redistribute it and/or modify it
  7. * under the terms of the GNU General Public License as published by the
  8. * Free Software Foundation; either version 2 of the License, or (at your
  9. * option) any later version.
  10. */
  11. / {
  12. model = "MPC8272ADS";
  13. compatible = "fsl,mpc8272ads";
  14. #address-cells = <1>;
  15. #size-cells = <1>;
  16. cpus {
  17. #address-cells = <1>;
  18. #size-cells = <0>;
  19. PowerPC,8272@0 {
  20. device_type = "cpu";
  21. reg = <0>;
  22. d-cache-line-size = <d#32>;
  23. i-cache-line-size = <d#32>;
  24. d-cache-size = <d#16384>;
  25. i-cache-size = <d#16384>;
  26. timebase-frequency = <0>;
  27. bus-frequency = <0>;
  28. clock-frequency = <0>;
  29. };
  30. };
  31. memory {
  32. device_type = "memory";
  33. reg = <0 0>;
  34. };
  35. localbus@f0010100 {
  36. compatible = "fsl,mpc8272-localbus",
  37. "fsl,pq2-localbus";
  38. #address-cells = <2>;
  39. #size-cells = <1>;
  40. reg = <f0010100 40>;
  41. ranges = <0 0 fe000000 02000000
  42. 1 0 f4500000 00008000
  43. 3 0 f8200000 00008000>;
  44. flash@0,0 {
  45. compatible = "jedec-flash";
  46. reg = <0 0 2000000>;
  47. bank-width = <4>;
  48. device-width = <1>;
  49. };
  50. board-control@1,0 {
  51. reg = <1 0 20>;
  52. compatible = "fsl,mpc8272ads-bcsr";
  53. };
  54. PCI_PIC: interrupt-controller@3,0 {
  55. compatible = "fsl,mpc8272ads-pci-pic",
  56. "fsl,pq2ads-pci-pic";
  57. #interrupt-cells = <1>;
  58. interrupt-controller;
  59. reg = <3 0 8>;
  60. interrupt-parent = <&PIC>;
  61. interrupts = <14 8>;
  62. };
  63. };
  64. pci@f0010800 {
  65. device_type = "pci";
  66. reg = <f0010800 10c f00101ac 8 f00101c4 8>;
  67. compatible = "fsl,mpc8272-pci", "fsl,pq2-pci";
  68. #interrupt-cells = <1>;
  69. #size-cells = <2>;
  70. #address-cells = <3>;
  71. clock-frequency = <d#66666666>;
  72. interrupt-map-mask = <f800 0 0 7>;
  73. interrupt-map = <
  74. /* IDSEL 0x16 */
  75. b000 0 0 1 &PCI_PIC 0
  76. b000 0 0 2 &PCI_PIC 1
  77. b000 0 0 3 &PCI_PIC 2
  78. b000 0 0 4 &PCI_PIC 3
  79. /* IDSEL 0x17 */
  80. b800 0 0 1 &PCI_PIC 4
  81. b800 0 0 2 &PCI_PIC 5
  82. b800 0 0 3 &PCI_PIC 6
  83. b800 0 0 4 &PCI_PIC 7
  84. /* IDSEL 0x18 */
  85. c000 0 0 1 &PCI_PIC 8
  86. c000 0 0 2 &PCI_PIC 9
  87. c000 0 0 3 &PCI_PIC a
  88. c000 0 0 4 &PCI_PIC b>;
  89. interrupt-parent = <&PIC>;
  90. interrupts = <12 8>;
  91. ranges = <42000000 0 80000000 80000000 0 20000000
  92. 02000000 0 a0000000 a0000000 0 20000000
  93. 01000000 0 00000000 f6000000 0 02000000>;
  94. };
  95. soc@f0000000 {
  96. #address-cells = <1>;
  97. #size-cells = <1>;
  98. device_type = "soc";
  99. compatible = "fsl,mpc8272", "fsl,pq2-soc";
  100. ranges = <00000000 f0000000 00053000>;
  101. // Temporary -- will go away once kernel uses ranges for get_immrbase().
  102. reg = <f0000000 00053000>;
  103. cpm@119c0 {
  104. #address-cells = <1>;
  105. #size-cells = <1>;
  106. compatible = "fsl,mpc8272-cpm", "fsl,cpm2";
  107. reg = <119c0 30>;
  108. ranges;
  109. muram@0 {
  110. #address-cells = <1>;
  111. #size-cells = <1>;
  112. ranges = <0 0 10000>;
  113. data@0 {
  114. compatible = "fsl,cpm-muram-data";
  115. reg = <0 2000 9800 800>;
  116. };
  117. };
  118. brg@119f0 {
  119. compatible = "fsl,mpc8272-brg",
  120. "fsl,cpm2-brg",
  121. "fsl,cpm-brg";
  122. reg = <119f0 10 115f0 10>;
  123. };
  124. serial@11a00 {
  125. device_type = "serial";
  126. compatible = "fsl,mpc8272-scc-uart",
  127. "fsl,cpm2-scc-uart";
  128. reg = <11a00 20 8000 100>;
  129. interrupts = <28 8>;
  130. interrupt-parent = <&PIC>;
  131. fsl,cpm-brg = <1>;
  132. fsl,cpm-command = <00800000>;
  133. };
  134. serial@11a60 {
  135. device_type = "serial";
  136. compatible = "fsl,mpc8272-scc-uart",
  137. "fsl,cpm2-scc-uart";
  138. reg = <11a60 20 8300 100>;
  139. interrupts = <2b 8>;
  140. interrupt-parent = <&PIC>;
  141. fsl,cpm-brg = <4>;
  142. fsl,cpm-command = <0ce00000>;
  143. };
  144. mdio@10d40 {
  145. device_type = "mdio";
  146. compatible = "fsl,mpc8272ads-mdio-bitbang",
  147. "fsl,mpc8272-mdio-bitbang",
  148. "fsl,cpm2-mdio-bitbang";
  149. reg = <10d40 14>;
  150. #address-cells = <1>;
  151. #size-cells = <0>;
  152. fsl,mdio-pin = <12>;
  153. fsl,mdc-pin = <13>;
  154. PHY0: ethernet-phy@0 {
  155. interrupt-parent = <&PIC>;
  156. interrupts = <17 8>;
  157. reg = <0>;
  158. device_type = "ethernet-phy";
  159. };
  160. PHY1: ethernet-phy@1 {
  161. interrupt-parent = <&PIC>;
  162. interrupts = <17 8>;
  163. reg = <3>;
  164. device_type = "ethernet-phy";
  165. };
  166. };
  167. ethernet@11300 {
  168. device_type = "network";
  169. compatible = "fsl,mpc8272-fcc-enet",
  170. "fsl,cpm2-fcc-enet";
  171. reg = <11300 20 8400 100 11390 1>;
  172. local-mac-address = [ 00 00 00 00 00 00 ];
  173. interrupts = <20 8>;
  174. interrupt-parent = <&PIC>;
  175. phy-handle = <&PHY0>;
  176. linux,network-index = <0>;
  177. fsl,cpm-command = <12000300>;
  178. };
  179. ethernet@11320 {
  180. device_type = "network";
  181. compatible = "fsl,mpc8272-fcc-enet",
  182. "fsl,cpm2-fcc-enet";
  183. reg = <11320 20 8500 100 113b0 1>;
  184. local-mac-address = [ 00 00 00 00 00 00 ];
  185. interrupts = <21 8>;
  186. interrupt-parent = <&PIC>;
  187. phy-handle = <&PHY1>;
  188. linux,network-index = <1>;
  189. fsl,cpm-command = <16200300>;
  190. };
  191. };
  192. PIC: interrupt-controller@10c00 {
  193. #interrupt-cells = <2>;
  194. interrupt-controller;
  195. reg = <10c00 80>;
  196. compatible = "fsl,mpc8272-pic", "fsl,cpm2-pic";
  197. };
  198. /* May need to remove if on a part without crypto engine */
  199. crypto@30000 {
  200. device_type = "crypto";
  201. model = "SEC2";
  202. compatible = "fsl,mpc8272-talitos-sec2",
  203. "fsl,talitos-sec2",
  204. "fsl,talitos",
  205. "talitos";
  206. reg = <30000 10000>;
  207. interrupts = <b 8>;
  208. interrupt-parent = <&PIC>;
  209. num-channels = <4>;
  210. channel-fifo-len = <18>;
  211. exec-units-mask = <0000007e>;
  212. /* desc mask is for rev1.x, we need runtime fixup for >=2.x */
  213. descriptor-types-mask = <01010ebf>;
  214. };
  215. };
  216. chosen {
  217. linux,stdout-path = "/soc/cpm/serial@11a00";
  218. };
  219. };