clock.c 5.6 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268
  1. /*
  2. * Clock management for AT32AP CPUs
  3. *
  4. * Copyright (C) 2006 Atmel Corporation
  5. *
  6. * Based on arch/arm/mach-at91/clock.c
  7. * Copyright (C) 2005 David Brownell
  8. * Copyright (C) 2005 Ivan Kokshaysky
  9. *
  10. * This program is free software; you can redistribute it and/or modify
  11. * it under the terms of the GNU General Public License version 2 as
  12. * published by the Free Software Foundation.
  13. */
  14. #include <linux/clk.h>
  15. #include <linux/err.h>
  16. #include <linux/device.h>
  17. #include <linux/string.h>
  18. #include "clock.h"
  19. static DEFINE_SPINLOCK(clk_lock);
  20. struct clk *clk_get(struct device *dev, const char *id)
  21. {
  22. int i;
  23. for (i = 0; i < at32_nr_clocks; i++) {
  24. struct clk *clk = at32_clock_list[i];
  25. if (clk->dev == dev && strcmp(id, clk->name) == 0)
  26. return clk;
  27. }
  28. return ERR_PTR(-ENOENT);
  29. }
  30. EXPORT_SYMBOL(clk_get);
  31. void clk_put(struct clk *clk)
  32. {
  33. /* clocks are static for now, we can't free them */
  34. }
  35. EXPORT_SYMBOL(clk_put);
  36. static void __clk_enable(struct clk *clk)
  37. {
  38. if (clk->parent)
  39. __clk_enable(clk->parent);
  40. if (clk->users++ == 0 && clk->mode)
  41. clk->mode(clk, 1);
  42. }
  43. int clk_enable(struct clk *clk)
  44. {
  45. unsigned long flags;
  46. spin_lock_irqsave(&clk_lock, flags);
  47. __clk_enable(clk);
  48. spin_unlock_irqrestore(&clk_lock, flags);
  49. return 0;
  50. }
  51. EXPORT_SYMBOL(clk_enable);
  52. static void __clk_disable(struct clk *clk)
  53. {
  54. if (clk->users == 0) {
  55. printk(KERN_ERR "%s: mismatched disable\n", clk->name);
  56. WARN_ON(1);
  57. return;
  58. }
  59. if (--clk->users == 0 && clk->mode)
  60. clk->mode(clk, 0);
  61. if (clk->parent)
  62. __clk_disable(clk->parent);
  63. }
  64. void clk_disable(struct clk *clk)
  65. {
  66. unsigned long flags;
  67. spin_lock_irqsave(&clk_lock, flags);
  68. __clk_disable(clk);
  69. spin_unlock_irqrestore(&clk_lock, flags);
  70. }
  71. EXPORT_SYMBOL(clk_disable);
  72. unsigned long clk_get_rate(struct clk *clk)
  73. {
  74. unsigned long flags;
  75. unsigned long rate;
  76. spin_lock_irqsave(&clk_lock, flags);
  77. rate = clk->get_rate(clk);
  78. spin_unlock_irqrestore(&clk_lock, flags);
  79. return rate;
  80. }
  81. EXPORT_SYMBOL(clk_get_rate);
  82. long clk_round_rate(struct clk *clk, unsigned long rate)
  83. {
  84. unsigned long flags, actual_rate;
  85. if (!clk->set_rate)
  86. return -ENOSYS;
  87. spin_lock_irqsave(&clk_lock, flags);
  88. actual_rate = clk->set_rate(clk, rate, 0);
  89. spin_unlock_irqrestore(&clk_lock, flags);
  90. return actual_rate;
  91. }
  92. EXPORT_SYMBOL(clk_round_rate);
  93. int clk_set_rate(struct clk *clk, unsigned long rate)
  94. {
  95. unsigned long flags;
  96. long ret;
  97. if (!clk->set_rate)
  98. return -ENOSYS;
  99. spin_lock_irqsave(&clk_lock, flags);
  100. ret = clk->set_rate(clk, rate, 1);
  101. spin_unlock_irqrestore(&clk_lock, flags);
  102. return (ret < 0) ? ret : 0;
  103. }
  104. EXPORT_SYMBOL(clk_set_rate);
  105. int clk_set_parent(struct clk *clk, struct clk *parent)
  106. {
  107. unsigned long flags;
  108. int ret;
  109. if (!clk->set_parent)
  110. return -ENOSYS;
  111. spin_lock_irqsave(&clk_lock, flags);
  112. ret = clk->set_parent(clk, parent);
  113. spin_unlock_irqrestore(&clk_lock, flags);
  114. return ret;
  115. }
  116. EXPORT_SYMBOL(clk_set_parent);
  117. struct clk *clk_get_parent(struct clk *clk)
  118. {
  119. return clk->parent;
  120. }
  121. EXPORT_SYMBOL(clk_get_parent);
  122. #ifdef CONFIG_DEBUG_FS
  123. /* /sys/kernel/debug/at32ap_clk */
  124. #include <linux/io.h>
  125. #include <linux/debugfs.h>
  126. #include <linux/seq_file.h>
  127. #include "pm.h"
  128. #define NEST_DELTA 2
  129. #define NEST_MAX 6
  130. struct clkinf {
  131. struct seq_file *s;
  132. unsigned nest;
  133. };
  134. static void
  135. dump_clock(struct clk *parent, struct clkinf *r)
  136. {
  137. unsigned nest = r->nest;
  138. char buf[16 + NEST_MAX];
  139. struct clk *clk;
  140. unsigned i;
  141. /* skip clocks coupled to devices that aren't registered */
  142. if (parent->dev && !parent->dev->bus_id[0] && !parent->users)
  143. return;
  144. /* <nest spaces> name <pad to end> */
  145. memset(buf, ' ', sizeof(buf) - 1);
  146. buf[sizeof(buf) - 1] = 0;
  147. i = strlen(parent->name);
  148. memcpy(buf + nest, parent->name,
  149. min(i, (unsigned)(sizeof(buf) - 1 - nest)));
  150. seq_printf(r->s, "%s%c users=%2d %-3s %9ld Hz",
  151. buf, parent->set_parent ? '*' : ' ',
  152. parent->users,
  153. parent->users ? "on" : "off", /* NOTE: not-paranoid!! */
  154. clk_get_rate(parent));
  155. if (parent->dev)
  156. seq_printf(r->s, ", for %s", parent->dev->bus_id);
  157. seq_printf(r->s, "\n");
  158. /* cost of this scan is small, but not linear... */
  159. r->nest = nest + NEST_DELTA;
  160. for (i = 3; i < at32_nr_clocks; i++) {
  161. clk = at32_clock_list[i];
  162. if (clk->parent == parent)
  163. dump_clock(clk, r);
  164. }
  165. r->nest = nest;
  166. }
  167. static int clk_show(struct seq_file *s, void *unused)
  168. {
  169. struct clkinf r;
  170. int i;
  171. /* show all the power manager registers */
  172. seq_printf(s, "MCCTRL = %8x\n", pm_readl(MCCTRL));
  173. seq_printf(s, "CKSEL = %8x\n", pm_readl(CKSEL));
  174. seq_printf(s, "CPUMASK = %8x\n", pm_readl(CPU_MASK));
  175. seq_printf(s, "HSBMASK = %8x\n", pm_readl(HSB_MASK));
  176. seq_printf(s, "PBAMASK = %8x\n", pm_readl(PBA_MASK));
  177. seq_printf(s, "PBBMASK = %8x\n", pm_readl(PBB_MASK));
  178. seq_printf(s, "PLL0 = %8x\n", pm_readl(PLL0));
  179. seq_printf(s, "PLL1 = %8x\n", pm_readl(PLL1));
  180. seq_printf(s, "IMR = %8x\n", pm_readl(IMR));
  181. for (i = 0; i < 8; i++) {
  182. if (i == 5)
  183. continue;
  184. seq_printf(s, "GCCTRL%d = %8x\n", i, pm_readl(GCCTRL(i)));
  185. }
  186. seq_printf(s, "\n");
  187. /* show clock tree as derived from the three oscillators
  188. * we "know" are at the head of the list
  189. */
  190. r.s = s;
  191. r.nest = 0;
  192. dump_clock(at32_clock_list[0], &r);
  193. dump_clock(at32_clock_list[1], &r);
  194. dump_clock(at32_clock_list[2], &r);
  195. return 0;
  196. }
  197. static int clk_open(struct inode *inode, struct file *file)
  198. {
  199. return single_open(file, clk_show, NULL);
  200. }
  201. static const struct file_operations clk_operations = {
  202. .open = clk_open,
  203. .read = seq_read,
  204. .llseek = seq_lseek,
  205. .release = single_release,
  206. };
  207. static int __init clk_debugfs_init(void)
  208. {
  209. (void) debugfs_create_file("at32ap_clk", S_IFREG | S_IRUGO,
  210. NULL, NULL, &clk_operations);
  211. return 0;
  212. }
  213. postcore_initcall(clk_debugfs_init);
  214. #endif