mach-universal_c210.c 18 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313314315316317318319320321322323324325326327328329330331332333334335336337338339340341342343344345346347348349350351352353354355356357358359360361362363364365366367368369370371372373374375376377378379380381382383384385386387388389390391392393394395396397398399400401402403404405406407408409410411412413414415416417418419420421422423424425426427428429430431432433434435436437438439440441442443444445446447448449450451452453454455456457458459460461462463464465466467468469470471472473474475476477478479480481482483484485486487488489490491492493494495496497498499500501502503504505506507508509510511512513514515516517518519520521522523524525526527528529530531532533534535536537538539540541542543544545546547548549550551552553554555556557558559560561562563564565566567568569570571572573574575576577578579580581582583584585586587588589590591592593594595596597598599600601602603604605606607608609610611612613614615616617618619620621622623624625626627628629630631632633634635636637638639640641642643644645646647648649650651652653654655656657658659660661662663664665666667668669670671672673674675676677678679680681682683684685686687688689690691692693694695696697698699700701702703704705706707708709710711712713714715716717718719720721722723724725726727728729730731732733734735736737738739740741742743744745746747748749750751752753754755756757758759760761762763764765766767768769770771
  1. /* linux/arch/arm/mach-exynos4/mach-universal_c210.c
  2. *
  3. * Copyright (c) 2010 Samsung Electronics Co., Ltd.
  4. *
  5. * This program is free software; you can redistribute it and/or modify
  6. * it under the terms of the GNU General Public License version 2 as
  7. * published by the Free Software Foundation.
  8. */
  9. #include <linux/platform_device.h>
  10. #include <linux/serial_core.h>
  11. #include <linux/input.h>
  12. #include <linux/i2c.h>
  13. #include <linux/gpio_keys.h>
  14. #include <linux/gpio.h>
  15. #include <linux/mfd/max8998.h>
  16. #include <linux/regulator/machine.h>
  17. #include <linux/regulator/fixed.h>
  18. #include <linux/regulator/max8952.h>
  19. #include <linux/mmc/host.h>
  20. #include <linux/i2c-gpio.h>
  21. #include <linux/i2c/mcs.h>
  22. #include <linux/i2c/atmel_mxt_ts.h>
  23. #include <asm/mach/arch.h>
  24. #include <asm/mach-types.h>
  25. #include <plat/regs-serial.h>
  26. #include <plat/exynos4.h>
  27. #include <plat/cpu.h>
  28. #include <plat/devs.h>
  29. #include <plat/iic.h>
  30. #include <plat/gpio-cfg.h>
  31. #include <plat/mfc.h>
  32. #include <plat/sdhci.h>
  33. #include <plat/pd.h>
  34. #include <mach/map.h>
  35. /* Following are default values for UCON, ULCON and UFCON UART registers */
  36. #define UNIVERSAL_UCON_DEFAULT (S3C2410_UCON_TXILEVEL | \
  37. S3C2410_UCON_RXILEVEL | \
  38. S3C2410_UCON_TXIRQMODE | \
  39. S3C2410_UCON_RXIRQMODE | \
  40. S3C2410_UCON_RXFIFO_TOI | \
  41. S3C2443_UCON_RXERR_IRQEN)
  42. #define UNIVERSAL_ULCON_DEFAULT S3C2410_LCON_CS8
  43. #define UNIVERSAL_UFCON_DEFAULT (S3C2410_UFCON_FIFOMODE | \
  44. S5PV210_UFCON_TXTRIG256 | \
  45. S5PV210_UFCON_RXTRIG256)
  46. static struct s3c2410_uartcfg universal_uartcfgs[] __initdata = {
  47. [0] = {
  48. .hwport = 0,
  49. .ucon = UNIVERSAL_UCON_DEFAULT,
  50. .ulcon = UNIVERSAL_ULCON_DEFAULT,
  51. .ufcon = UNIVERSAL_UFCON_DEFAULT,
  52. },
  53. [1] = {
  54. .hwport = 1,
  55. .ucon = UNIVERSAL_UCON_DEFAULT,
  56. .ulcon = UNIVERSAL_ULCON_DEFAULT,
  57. .ufcon = UNIVERSAL_UFCON_DEFAULT,
  58. },
  59. [2] = {
  60. .hwport = 2,
  61. .ucon = UNIVERSAL_UCON_DEFAULT,
  62. .ulcon = UNIVERSAL_ULCON_DEFAULT,
  63. .ufcon = UNIVERSAL_UFCON_DEFAULT,
  64. },
  65. [3] = {
  66. .hwport = 3,
  67. .ucon = UNIVERSAL_UCON_DEFAULT,
  68. .ulcon = UNIVERSAL_ULCON_DEFAULT,
  69. .ufcon = UNIVERSAL_UFCON_DEFAULT,
  70. },
  71. };
  72. static struct regulator_consumer_supply max8952_consumer =
  73. REGULATOR_SUPPLY("vddarm", NULL);
  74. static struct max8952_platform_data universal_max8952_pdata __initdata = {
  75. .gpio_vid0 = EXYNOS4_GPX0(3),
  76. .gpio_vid1 = EXYNOS4_GPX0(4),
  77. .gpio_en = -1, /* Not controllable, set "Always High" */
  78. .default_mode = 0, /* vid0 = 0, vid1 = 0 */
  79. .dvs_mode = { 48, 32, 28, 18 }, /* 1.25, 1.20, 1.05, 0.95V */
  80. .sync_freq = 0, /* default: fastest */
  81. .ramp_speed = 0, /* default: fastest */
  82. .reg_data = {
  83. .constraints = {
  84. .name = "VARM_1.2V",
  85. .min_uV = 770000,
  86. .max_uV = 1400000,
  87. .valid_ops_mask = REGULATOR_CHANGE_VOLTAGE,
  88. .always_on = 1,
  89. .boot_on = 1,
  90. },
  91. .num_consumer_supplies = 1,
  92. .consumer_supplies = &max8952_consumer,
  93. },
  94. };
  95. static struct regulator_consumer_supply lp3974_buck1_consumer =
  96. REGULATOR_SUPPLY("vddint", NULL);
  97. static struct regulator_consumer_supply lp3974_buck2_consumer =
  98. REGULATOR_SUPPLY("vddg3d", NULL);
  99. static struct regulator_init_data lp3974_buck1_data = {
  100. .constraints = {
  101. .name = "VINT_1.1V",
  102. .min_uV = 750000,
  103. .max_uV = 1500000,
  104. .valid_ops_mask = REGULATOR_CHANGE_VOLTAGE |
  105. REGULATOR_CHANGE_STATUS,
  106. .boot_on = 1,
  107. .state_mem = {
  108. .disabled = 1,
  109. },
  110. },
  111. .num_consumer_supplies = 1,
  112. .consumer_supplies = &lp3974_buck1_consumer,
  113. };
  114. static struct regulator_init_data lp3974_buck2_data = {
  115. .constraints = {
  116. .name = "VG3D_1.1V",
  117. .min_uV = 750000,
  118. .max_uV = 1500000,
  119. .valid_ops_mask = REGULATOR_CHANGE_VOLTAGE |
  120. REGULATOR_CHANGE_STATUS,
  121. .boot_on = 1,
  122. .state_mem = {
  123. .disabled = 1,
  124. },
  125. },
  126. .num_consumer_supplies = 1,
  127. .consumer_supplies = &lp3974_buck2_consumer,
  128. };
  129. static struct regulator_init_data lp3974_buck3_data = {
  130. .constraints = {
  131. .name = "VCC_1.8V",
  132. .min_uV = 1800000,
  133. .max_uV = 1800000,
  134. .apply_uV = 1,
  135. .always_on = 1,
  136. .state_mem = {
  137. .enabled = 1,
  138. },
  139. },
  140. };
  141. static struct regulator_init_data lp3974_buck4_data = {
  142. .constraints = {
  143. .name = "VMEM_1.2V",
  144. .min_uV = 1200000,
  145. .max_uV = 1200000,
  146. .valid_ops_mask = REGULATOR_CHANGE_STATUS,
  147. .apply_uV = 1,
  148. .state_mem = {
  149. .disabled = 1,
  150. },
  151. },
  152. };
  153. static struct regulator_init_data lp3974_ldo2_data = {
  154. .constraints = {
  155. .name = "VALIVE_1.2V",
  156. .min_uV = 1200000,
  157. .max_uV = 1200000,
  158. .apply_uV = 1,
  159. .always_on = 1,
  160. .state_mem = {
  161. .enabled = 1,
  162. },
  163. },
  164. };
  165. static struct regulator_init_data lp3974_ldo3_data = {
  166. .constraints = {
  167. .name = "VUSB+MIPI_1.1V",
  168. .min_uV = 1100000,
  169. .max_uV = 1100000,
  170. .apply_uV = 1,
  171. .valid_ops_mask = REGULATOR_CHANGE_STATUS,
  172. .state_mem = {
  173. .disabled = 1,
  174. },
  175. },
  176. };
  177. static struct regulator_init_data lp3974_ldo4_data = {
  178. .constraints = {
  179. .name = "VADC_3.3V",
  180. .min_uV = 3300000,
  181. .max_uV = 3300000,
  182. .apply_uV = 1,
  183. .valid_ops_mask = REGULATOR_CHANGE_STATUS,
  184. .state_mem = {
  185. .disabled = 1,
  186. },
  187. },
  188. };
  189. static struct regulator_init_data lp3974_ldo5_data = {
  190. .constraints = {
  191. .name = "VTF_2.8V",
  192. .min_uV = 2800000,
  193. .max_uV = 2800000,
  194. .apply_uV = 1,
  195. .valid_ops_mask = REGULATOR_CHANGE_STATUS,
  196. .state_mem = {
  197. .disabled = 1,
  198. },
  199. },
  200. };
  201. static struct regulator_init_data lp3974_ldo6_data = {
  202. .constraints = {
  203. .name = "LDO6",
  204. .min_uV = 2000000,
  205. .max_uV = 2000000,
  206. .apply_uV = 1,
  207. .valid_ops_mask = REGULATOR_CHANGE_STATUS,
  208. .state_mem = {
  209. .disabled = 1,
  210. },
  211. },
  212. };
  213. static struct regulator_init_data lp3974_ldo7_data = {
  214. .constraints = {
  215. .name = "VLCD+VMIPI_1.8V",
  216. .min_uV = 1800000,
  217. .max_uV = 1800000,
  218. .apply_uV = 1,
  219. .valid_ops_mask = REGULATOR_CHANGE_STATUS,
  220. .state_mem = {
  221. .disabled = 1,
  222. },
  223. },
  224. };
  225. static struct regulator_init_data lp3974_ldo8_data = {
  226. .constraints = {
  227. .name = "VUSB+VDAC_3.3V",
  228. .min_uV = 3300000,
  229. .max_uV = 3300000,
  230. .apply_uV = 1,
  231. .valid_ops_mask = REGULATOR_CHANGE_STATUS,
  232. .state_mem = {
  233. .disabled = 1,
  234. },
  235. },
  236. };
  237. static struct regulator_init_data lp3974_ldo9_data = {
  238. .constraints = {
  239. .name = "VCC_2.8V",
  240. .min_uV = 2800000,
  241. .max_uV = 2800000,
  242. .apply_uV = 1,
  243. .always_on = 1,
  244. .state_mem = {
  245. .enabled = 1,
  246. },
  247. },
  248. };
  249. static struct regulator_init_data lp3974_ldo10_data = {
  250. .constraints = {
  251. .name = "VPLL_1.1V",
  252. .min_uV = 1100000,
  253. .max_uV = 1100000,
  254. .boot_on = 1,
  255. .apply_uV = 1,
  256. .valid_ops_mask = REGULATOR_CHANGE_STATUS,
  257. .state_mem = {
  258. .disabled = 1,
  259. },
  260. },
  261. };
  262. static struct regulator_init_data lp3974_ldo11_data = {
  263. .constraints = {
  264. .name = "CAM_AF_3.3V",
  265. .min_uV = 3300000,
  266. .max_uV = 3300000,
  267. .apply_uV = 1,
  268. .valid_ops_mask = REGULATOR_CHANGE_STATUS,
  269. .state_mem = {
  270. .disabled = 1,
  271. },
  272. },
  273. };
  274. static struct regulator_init_data lp3974_ldo12_data = {
  275. .constraints = {
  276. .name = "PS_2.8V",
  277. .min_uV = 2800000,
  278. .max_uV = 2800000,
  279. .apply_uV = 1,
  280. .valid_ops_mask = REGULATOR_CHANGE_STATUS,
  281. .state_mem = {
  282. .disabled = 1,
  283. },
  284. },
  285. };
  286. static struct regulator_init_data lp3974_ldo13_data = {
  287. .constraints = {
  288. .name = "VHIC_1.2V",
  289. .min_uV = 1200000,
  290. .max_uV = 1200000,
  291. .apply_uV = 1,
  292. .valid_ops_mask = REGULATOR_CHANGE_STATUS,
  293. .state_mem = {
  294. .disabled = 1,
  295. },
  296. },
  297. };
  298. static struct regulator_init_data lp3974_ldo14_data = {
  299. .constraints = {
  300. .name = "CAM_I_HOST_1.8V",
  301. .min_uV = 1800000,
  302. .max_uV = 1800000,
  303. .apply_uV = 1,
  304. .valid_ops_mask = REGULATOR_CHANGE_STATUS,
  305. .state_mem = {
  306. .disabled = 1,
  307. },
  308. },
  309. };
  310. static struct regulator_init_data lp3974_ldo15_data = {
  311. .constraints = {
  312. .name = "CAM_S_DIG+FM33_CORE_1.2V",
  313. .min_uV = 1200000,
  314. .max_uV = 1200000,
  315. .apply_uV = 1,
  316. .valid_ops_mask = REGULATOR_CHANGE_STATUS,
  317. .state_mem = {
  318. .disabled = 1,
  319. },
  320. },
  321. };
  322. static struct regulator_init_data lp3974_ldo16_data = {
  323. .constraints = {
  324. .name = "CAM_S_ANA_2.8V",
  325. .min_uV = 2800000,
  326. .max_uV = 2800000,
  327. .apply_uV = 1,
  328. .valid_ops_mask = REGULATOR_CHANGE_STATUS,
  329. .state_mem = {
  330. .disabled = 1,
  331. },
  332. },
  333. };
  334. static struct regulator_init_data lp3974_ldo17_data = {
  335. .constraints = {
  336. .name = "VCC_3.0V_LCD",
  337. .min_uV = 3000000,
  338. .max_uV = 3000000,
  339. .apply_uV = 1,
  340. .valid_ops_mask = REGULATOR_CHANGE_STATUS,
  341. .boot_on = 1,
  342. .state_mem = {
  343. .disabled = 1,
  344. },
  345. },
  346. };
  347. static struct regulator_init_data lp3974_32khz_ap_data = {
  348. .constraints = {
  349. .name = "32KHz AP",
  350. .always_on = 1,
  351. .state_mem = {
  352. .enabled = 1,
  353. },
  354. },
  355. };
  356. static struct regulator_init_data lp3974_32khz_cp_data = {
  357. .constraints = {
  358. .name = "32KHz CP",
  359. .state_mem = {
  360. .disabled = 1,
  361. },
  362. },
  363. };
  364. static struct regulator_init_data lp3974_vichg_data = {
  365. .constraints = {
  366. .name = "VICHG",
  367. .state_mem = {
  368. .disabled = 1,
  369. },
  370. },
  371. };
  372. static struct regulator_init_data lp3974_esafeout1_data = {
  373. .constraints = {
  374. .name = "SAFEOUT1",
  375. .valid_ops_mask = REGULATOR_CHANGE_STATUS,
  376. .state_mem = {
  377. .enabled = 1,
  378. },
  379. },
  380. };
  381. static struct regulator_init_data lp3974_esafeout2_data = {
  382. .constraints = {
  383. .name = "SAFEOUT2",
  384. .boot_on = 1,
  385. .valid_ops_mask = REGULATOR_CHANGE_STATUS,
  386. .state_mem = {
  387. .enabled = 1,
  388. },
  389. },
  390. };
  391. static struct max8998_regulator_data lp3974_regulators[] = {
  392. { MAX8998_LDO2, &lp3974_ldo2_data },
  393. { MAX8998_LDO3, &lp3974_ldo3_data },
  394. { MAX8998_LDO4, &lp3974_ldo4_data },
  395. { MAX8998_LDO5, &lp3974_ldo5_data },
  396. { MAX8998_LDO6, &lp3974_ldo6_data },
  397. { MAX8998_LDO7, &lp3974_ldo7_data },
  398. { MAX8998_LDO8, &lp3974_ldo8_data },
  399. { MAX8998_LDO9, &lp3974_ldo9_data },
  400. { MAX8998_LDO10, &lp3974_ldo10_data },
  401. { MAX8998_LDO11, &lp3974_ldo11_data },
  402. { MAX8998_LDO12, &lp3974_ldo12_data },
  403. { MAX8998_LDO13, &lp3974_ldo13_data },
  404. { MAX8998_LDO14, &lp3974_ldo14_data },
  405. { MAX8998_LDO15, &lp3974_ldo15_data },
  406. { MAX8998_LDO16, &lp3974_ldo16_data },
  407. { MAX8998_LDO17, &lp3974_ldo17_data },
  408. { MAX8998_BUCK1, &lp3974_buck1_data },
  409. { MAX8998_BUCK2, &lp3974_buck2_data },
  410. { MAX8998_BUCK3, &lp3974_buck3_data },
  411. { MAX8998_BUCK4, &lp3974_buck4_data },
  412. { MAX8998_EN32KHZ_AP, &lp3974_32khz_ap_data },
  413. { MAX8998_EN32KHZ_CP, &lp3974_32khz_cp_data },
  414. { MAX8998_ENVICHG, &lp3974_vichg_data },
  415. { MAX8998_ESAFEOUT1, &lp3974_esafeout1_data },
  416. { MAX8998_ESAFEOUT2, &lp3974_esafeout2_data },
  417. };
  418. static struct max8998_platform_data universal_lp3974_pdata = {
  419. .num_regulators = ARRAY_SIZE(lp3974_regulators),
  420. .regulators = lp3974_regulators,
  421. .buck1_voltage1 = 1100000, /* INT */
  422. .buck1_voltage2 = 1000000,
  423. .buck1_voltage3 = 1100000,
  424. .buck1_voltage4 = 1000000,
  425. .buck1_set1 = EXYNOS4_GPX0(5),
  426. .buck1_set2 = EXYNOS4_GPX0(6),
  427. .buck2_voltage1 = 1200000, /* G3D */
  428. .buck2_voltage2 = 1100000,
  429. .buck1_default_idx = 0,
  430. .buck2_set3 = EXYNOS4_GPE2(0),
  431. .buck2_default_idx = 0,
  432. .wakeup = true,
  433. };
  434. /* GPIO I2C 5 (PMIC) */
  435. static struct i2c_board_info i2c5_devs[] __initdata = {
  436. {
  437. I2C_BOARD_INFO("max8952", 0xC0 >> 1),
  438. .platform_data = &universal_max8952_pdata,
  439. }, {
  440. I2C_BOARD_INFO("lp3974", 0xCC >> 1),
  441. .platform_data = &universal_lp3974_pdata,
  442. },
  443. };
  444. /* I2C3 (TSP) */
  445. static struct mxt_platform_data qt602240_platform_data = {
  446. .x_line = 19,
  447. .y_line = 11,
  448. .x_size = 800,
  449. .y_size = 480,
  450. .blen = 0x11,
  451. .threshold = 0x28,
  452. .voltage = 2800000, /* 2.8V */
  453. .orient = MXT_DIAGONAL,
  454. };
  455. static struct i2c_board_info i2c3_devs[] __initdata = {
  456. {
  457. I2C_BOARD_INFO("qt602240_ts", 0x4a),
  458. .platform_data = &qt602240_platform_data,
  459. },
  460. };
  461. static void __init universal_tsp_init(void)
  462. {
  463. int gpio;
  464. /* TSP_LDO_ON: XMDMADDR_11 */
  465. gpio = EXYNOS4_GPE2(3);
  466. gpio_request(gpio, "TSP_LDO_ON");
  467. gpio_direction_output(gpio, 1);
  468. gpio_export(gpio, 0);
  469. /* TSP_INT: XMDMADDR_7 */
  470. gpio = EXYNOS4_GPE1(7);
  471. gpio_request(gpio, "TSP_INT");
  472. s5p_register_gpio_interrupt(gpio);
  473. s3c_gpio_cfgpin(gpio, S3C_GPIO_SFN(0xf));
  474. s3c_gpio_setpull(gpio, S3C_GPIO_PULL_UP);
  475. i2c3_devs[0].irq = gpio_to_irq(gpio);
  476. }
  477. /* GPIO I2C 12 (3 Touchkey) */
  478. static uint32_t touchkey_keymap[] = {
  479. /* MCS_KEY_MAP(value, keycode) */
  480. MCS_KEY_MAP(0, KEY_MENU), /* KEY_SEND */
  481. MCS_KEY_MAP(1, KEY_BACK), /* KEY_END */
  482. };
  483. static struct mcs_platform_data touchkey_data = {
  484. .keymap = touchkey_keymap,
  485. .keymap_size = ARRAY_SIZE(touchkey_keymap),
  486. .key_maxval = 2,
  487. };
  488. /* GPIO I2C 3_TOUCH 2.8V */
  489. #define I2C_GPIO_BUS_12 12
  490. static struct i2c_gpio_platform_data i2c_gpio12_data = {
  491. .sda_pin = EXYNOS4_GPE4(0), /* XMDMDATA_8 */
  492. .scl_pin = EXYNOS4_GPE4(1), /* XMDMDATA_9 */
  493. };
  494. static struct platform_device i2c_gpio12 = {
  495. .name = "i2c-gpio",
  496. .id = I2C_GPIO_BUS_12,
  497. .dev = {
  498. .platform_data = &i2c_gpio12_data,
  499. },
  500. };
  501. static struct i2c_board_info i2c_gpio12_devs[] __initdata = {
  502. {
  503. I2C_BOARD_INFO("mcs5080_touchkey", 0x20),
  504. .platform_data = &touchkey_data,
  505. },
  506. };
  507. static void __init universal_touchkey_init(void)
  508. {
  509. int gpio;
  510. gpio = EXYNOS4_GPE3(7); /* XMDMDATA_7 */
  511. gpio_request(gpio, "3_TOUCH_INT");
  512. s5p_register_gpio_interrupt(gpio);
  513. s3c_gpio_cfgpin(gpio, S3C_GPIO_SFN(0xf));
  514. i2c_gpio12_devs[0].irq = gpio_to_irq(gpio);
  515. gpio = EXYNOS4_GPE3(3); /* XMDMDATA_3 */
  516. gpio_request(gpio, "3_TOUCH_EN");
  517. gpio_direction_output(gpio, 1);
  518. }
  519. /* GPIO KEYS */
  520. static struct gpio_keys_button universal_gpio_keys_tables[] = {
  521. {
  522. .code = KEY_VOLUMEUP,
  523. .gpio = EXYNOS4_GPX2(0), /* XEINT16 */
  524. .desc = "gpio-keys: KEY_VOLUMEUP",
  525. .type = EV_KEY,
  526. .active_low = 1,
  527. .debounce_interval = 1,
  528. }, {
  529. .code = KEY_VOLUMEDOWN,
  530. .gpio = EXYNOS4_GPX2(1), /* XEINT17 */
  531. .desc = "gpio-keys: KEY_VOLUMEDOWN",
  532. .type = EV_KEY,
  533. .active_low = 1,
  534. .debounce_interval = 1,
  535. }, {
  536. .code = KEY_CONFIG,
  537. .gpio = EXYNOS4_GPX2(2), /* XEINT18 */
  538. .desc = "gpio-keys: KEY_CONFIG",
  539. .type = EV_KEY,
  540. .active_low = 1,
  541. .debounce_interval = 1,
  542. }, {
  543. .code = KEY_CAMERA,
  544. .gpio = EXYNOS4_GPX2(3), /* XEINT19 */
  545. .desc = "gpio-keys: KEY_CAMERA",
  546. .type = EV_KEY,
  547. .active_low = 1,
  548. .debounce_interval = 1,
  549. }, {
  550. .code = KEY_OK,
  551. .gpio = EXYNOS4_GPX3(5), /* XEINT29 */
  552. .desc = "gpio-keys: KEY_OK",
  553. .type = EV_KEY,
  554. .active_low = 1,
  555. .debounce_interval = 1,
  556. },
  557. };
  558. static struct gpio_keys_platform_data universal_gpio_keys_data = {
  559. .buttons = universal_gpio_keys_tables,
  560. .nbuttons = ARRAY_SIZE(universal_gpio_keys_tables),
  561. };
  562. static struct platform_device universal_gpio_keys = {
  563. .name = "gpio-keys",
  564. .dev = {
  565. .platform_data = &universal_gpio_keys_data,
  566. },
  567. };
  568. /* eMMC */
  569. static struct s3c_sdhci_platdata universal_hsmmc0_data __initdata = {
  570. .max_width = 8,
  571. .host_caps = (MMC_CAP_8_BIT_DATA | MMC_CAP_4_BIT_DATA |
  572. MMC_CAP_MMC_HIGHSPEED | MMC_CAP_SD_HIGHSPEED |
  573. MMC_CAP_DISABLE),
  574. .cd_type = S3C_SDHCI_CD_PERMANENT,
  575. .clk_type = S3C_SDHCI_CLK_DIV_EXTERNAL,
  576. };
  577. static struct regulator_consumer_supply mmc0_supplies[] = {
  578. REGULATOR_SUPPLY("vmmc", "s3c-sdhci.0"),
  579. };
  580. static struct regulator_init_data mmc0_fixed_voltage_init_data = {
  581. .constraints = {
  582. .name = "VMEM_VDD_2.8V",
  583. .valid_ops_mask = REGULATOR_CHANGE_STATUS,
  584. },
  585. .num_consumer_supplies = ARRAY_SIZE(mmc0_supplies),
  586. .consumer_supplies = mmc0_supplies,
  587. };
  588. static struct fixed_voltage_config mmc0_fixed_voltage_config = {
  589. .supply_name = "MASSMEMORY_EN",
  590. .microvolts = 2800000,
  591. .gpio = EXYNOS4_GPE1(3),
  592. .enable_high = true,
  593. .init_data = &mmc0_fixed_voltage_init_data,
  594. };
  595. static struct platform_device mmc0_fixed_voltage = {
  596. .name = "reg-fixed-voltage",
  597. .id = 0,
  598. .dev = {
  599. .platform_data = &mmc0_fixed_voltage_config,
  600. },
  601. };
  602. /* SD */
  603. static struct s3c_sdhci_platdata universal_hsmmc2_data __initdata = {
  604. .max_width = 4,
  605. .host_caps = MMC_CAP_4_BIT_DATA |
  606. MMC_CAP_MMC_HIGHSPEED | MMC_CAP_SD_HIGHSPEED |
  607. MMC_CAP_DISABLE,
  608. .ext_cd_gpio = EXYNOS4_GPX3(4), /* XEINT_28 */
  609. .ext_cd_gpio_invert = 1,
  610. .cd_type = S3C_SDHCI_CD_GPIO,
  611. .clk_type = S3C_SDHCI_CLK_DIV_EXTERNAL,
  612. };
  613. /* WiFi */
  614. static struct s3c_sdhci_platdata universal_hsmmc3_data __initdata = {
  615. .max_width = 4,
  616. .host_caps = MMC_CAP_4_BIT_DATA |
  617. MMC_CAP_MMC_HIGHSPEED | MMC_CAP_SD_HIGHSPEED |
  618. MMC_CAP_DISABLE,
  619. .cd_type = S3C_SDHCI_CD_EXTERNAL,
  620. };
  621. static void __init universal_sdhci_init(void)
  622. {
  623. s3c_sdhci0_set_platdata(&universal_hsmmc0_data);
  624. s3c_sdhci2_set_platdata(&universal_hsmmc2_data);
  625. s3c_sdhci3_set_platdata(&universal_hsmmc3_data);
  626. }
  627. /* I2C0 */
  628. static struct i2c_board_info i2c0_devs[] __initdata = {
  629. /* Camera, To be updated */
  630. };
  631. /* I2C1 */
  632. static struct i2c_board_info i2c1_devs[] __initdata = {
  633. /* Gyro, To be updated */
  634. };
  635. static struct platform_device *universal_devices[] __initdata = {
  636. /* Samsung Platform Devices */
  637. &s5p_device_fimc0,
  638. &s5p_device_fimc1,
  639. &s5p_device_fimc2,
  640. &s5p_device_fimc3,
  641. &mmc0_fixed_voltage,
  642. &s3c_device_hsmmc0,
  643. &s3c_device_hsmmc2,
  644. &s3c_device_hsmmc3,
  645. &s3c_device_i2c3,
  646. &s3c_device_i2c5,
  647. /* Universal Devices */
  648. &i2c_gpio12,
  649. &universal_gpio_keys,
  650. &s5p_device_onenand,
  651. &s5p_device_mfc,
  652. &s5p_device_mfc_l,
  653. &s5p_device_mfc_r,
  654. &exynos4_device_pd[PD_MFC],
  655. };
  656. static void __init universal_map_io(void)
  657. {
  658. s5p_init_io(NULL, 0, S5P_VA_CHIPID);
  659. s3c24xx_init_clocks(24000000);
  660. s3c24xx_init_uarts(universal_uartcfgs, ARRAY_SIZE(universal_uartcfgs));
  661. }
  662. static void __init universal_reserve(void)
  663. {
  664. s5p_mfc_reserve_mem(0x43000000, 8 << 20, 0x51000000, 8 << 20);
  665. }
  666. static void __init universal_machine_init(void)
  667. {
  668. universal_sdhci_init();
  669. i2c_register_board_info(0, i2c0_devs, ARRAY_SIZE(i2c0_devs));
  670. i2c_register_board_info(1, i2c1_devs, ARRAY_SIZE(i2c1_devs));
  671. universal_tsp_init();
  672. s3c_i2c3_set_platdata(NULL);
  673. i2c_register_board_info(3, i2c3_devs, ARRAY_SIZE(i2c3_devs));
  674. s3c_i2c5_set_platdata(NULL);
  675. i2c_register_board_info(5, i2c5_devs, ARRAY_SIZE(i2c5_devs));
  676. universal_touchkey_init();
  677. i2c_register_board_info(I2C_GPIO_BUS_12, i2c_gpio12_devs,
  678. ARRAY_SIZE(i2c_gpio12_devs));
  679. /* Last */
  680. platform_add_devices(universal_devices, ARRAY_SIZE(universal_devices));
  681. s5p_device_mfc.dev.parent = &exynos4_device_pd[PD_MFC].dev;
  682. }
  683. MACHINE_START(UNIVERSAL_C210, "UNIVERSAL_C210")
  684. /* Maintainer: Kyungmin Park <kyungmin.park@samsung.com> */
  685. .boot_params = S5P_PA_SDRAM + 0x100,
  686. .init_irq = exynos4_init_irq,
  687. .map_io = universal_map_io,
  688. .init_machine = universal_machine_init,
  689. .timer = &exynos4_timer,
  690. .reserve = &universal_reserve,
  691. MACHINE_END