am4372.dtsi 1.5 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172
  1. /*
  2. * Device Tree Source for AM4372 SoC
  3. *
  4. * Copyright (C) 2013 Texas Instruments Incorporated - http://www.ti.com/
  5. *
  6. * This file is licensed under the terms of the GNU General Public License
  7. * version 2. This program is licensed "as is" without any warranty of any
  8. * kind, whether express or implied.
  9. */
  10. #include <dt-bindings/interrupt-controller/arm-gic.h>
  11. #include "skeleton.dtsi"
  12. / {
  13. compatible = "ti,am4372", "ti,am43";
  14. interrupt-parent = <&gic>;
  15. aliases {
  16. serial0 = &uart0;
  17. };
  18. cpus {
  19. #address-cells = <1>;
  20. #size-cells = <0>;
  21. cpu@0 {
  22. compatible = "arm,cortex-a9";
  23. device_type = "cpu";
  24. reg = <0>;
  25. };
  26. };
  27. gic: interrupt-controller@48241000 {
  28. compatible = "arm,cortex-a9-gic";
  29. interrupt-controller;
  30. #interrupt-cells = <3>;
  31. reg = <0x48241000 0x1000>,
  32. <0x48240100 0x0100>;
  33. };
  34. ocp {
  35. compatible = "simple-bus";
  36. #address-cells = <1>;
  37. #size-cells = <1>;
  38. ranges;
  39. uart0: serial@44e09000 {
  40. compatible = "ti,am4372-uart","ti,omap2-uart";
  41. reg = <0x44e09000 0x2000>;
  42. interrupts = <GIC_SPI 72 IRQ_TYPE_LEVEL_HIGH>;
  43. };
  44. timer1: timer@44e31000 {
  45. compatible = "ti,am4372-timer-1ms","ti,am335x-timer-1ms";
  46. reg = <0x44e31000 0x400>;
  47. interrupts = <GIC_SPI 67 IRQ_TYPE_LEVEL_HIGH>;
  48. ti,timer-alwon;
  49. };
  50. timer2: timer@48040000 {
  51. compatible = "ti,am4372-timer","ti,am335x-timer";
  52. reg = <0x48040000 0x400>;
  53. interrupts = <GIC_SPI 68 IRQ_TYPE_LEVEL_HIGH>;
  54. };
  55. counter32k: counter@44e86000 {
  56. compatible = "ti,am4372-counter32k","ti,omap-counter32k";
  57. reg = <0x44e86000 0x40>;
  58. };
  59. };
  60. };