ipw2100.h 40 KB

12345678910111213141516171819202122232425262728293031323334353637383940414243444546474849505152535455565758596061626364656667686970717273747576777879808182838485868788899091929394959697989910010110210310410510610710810911011111211311411511611711811912012112212312412512612712812913013113213313413513613713813914014114214314414514614714814915015115215315415515615715815916016116216316416516616716816917017117217317417517617717817918018118218318418518618718818919019119219319419519619719819920020120220320420520620720820921021121221321421521621721821922022122222322422522622722822923023123223323423523623723823924024124224324424524624724824925025125225325425525625725825926026126226326426526626726826927027127227327427527627727827928028128228328428528628728828929029129229329429529629729829930030130230330430530630730830931031131231331431531631731831932032132232332432532632732832933033133233333433533633733833934034134234334434534634734834935035135235335435535635735835936036136236336436536636736836937037137237337437537637737837938038138238338438538638738838939039139239339439539639739839940040140240340440540640740840941041141241341441541641741841942042142242342442542642742842943043143243343443543643743843944044144244344444544644744844945045145245345445545645745845946046146246346446546646746846947047147247347447547647747847948048148248348448548648748848949049149249349449549649749849950050150250350450550650750850951051151251351451551651751851952052152252352452552652752852953053153253353453553653753853954054154254354454554654754854955055155255355455555655755855956056156256356456556656756856957057157257357457557657757857958058158258358458558658758858959059159259359459559659759859960060160260360460560660760860961061161261361461561661761861962062162262362462562662762862963063163263363463563663763863964064164264364464564664764864965065165265365465565665765865966066166266366466566666766866967067167267367467567667767867968068168268368468568668768868969069169269369469569669769869970070170270370470570670770870971071171271371471571671771871972072172272372472572672772872973073173273373473573673773873974074174274374474574674774874975075175275375475575675775875976076176276376476576676776876977077177277377477577677777877978078178278378478578678778878979079179279379479579679779879980080180280380480580680780880981081181281381481581681781881982082182282382482582682782882983083183283383483583683783883984084184284384484584684784884985085185285385485585685785885986086186286386486586686786886987087187287387487587687787887988088188288388488588688788888989089189289389489589689789889990090190290390490590690790890991091191291391491591691791891992092192292392492592692792892993093193293393493593693793893994094194294394494594694794894995095195295395495595695795895996096196296396496596696796896997097197297397497597697797897998098198298398498598698798898999099199299399499599699799899910001001100210031004100510061007100810091010101110121013101410151016101710181019102010211022102310241025102610271028102910301031103210331034103510361037103810391040104110421043104410451046104710481049105010511052105310541055105610571058105910601061106210631064106510661067106810691070107110721073107410751076107710781079108010811082108310841085108610871088108910901091109210931094109510961097109810991100110111021103110411051106110711081109111011111112111311141115111611171118111911201121112211231124112511261127112811291130113111321133113411351136113711381139114011411142114311441145114611471148114911501151115211531154115511561157115811591160116111621163116411651166
  1. /******************************************************************************
  2. Copyright(c) 2003 - 2005 Intel Corporation. All rights reserved.
  3. This program is free software; you can redistribute it and/or modify it
  4. under the terms of version 2 of the GNU General Public License as
  5. published by the Free Software Foundation.
  6. This program is distributed in the hope that it will be useful, but WITHOUT
  7. ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
  8. FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for
  9. more details.
  10. You should have received a copy of the GNU General Public License along with
  11. this program; if not, write to the Free Software Foundation, Inc., 59
  12. Temple Place - Suite 330, Boston, MA 02111-1307, USA.
  13. The full GNU General Public License is included in this distribution in the
  14. file called LICENSE.
  15. Contact Information:
  16. James P. Ketrenos <ipw2100-admin@linux.intel.com>
  17. Intel Corporation, 5200 N.E. Elam Young Parkway, Hillsboro, OR 97124-6497
  18. ******************************************************************************/
  19. #ifndef _IPW2100_H
  20. #define _IPW2100_H
  21. #include <linux/sched.h>
  22. #include <linux/interrupt.h>
  23. #include <linux/netdevice.h>
  24. #include <linux/etherdevice.h>
  25. #include <linux/list.h>
  26. #include <linux/delay.h>
  27. #include <linux/skbuff.h>
  28. #include <asm/io.h>
  29. #include <linux/socket.h>
  30. #include <linux/if_arp.h>
  31. #include <linux/wireless.h>
  32. #include <net/iw_handler.h> // new driver API
  33. #include <net/ieee80211.h>
  34. #include <linux/workqueue.h>
  35. struct ipw2100_priv;
  36. struct ipw2100_tx_packet;
  37. struct ipw2100_rx_packet;
  38. #define IPW_DL_UNINIT 0x80000000
  39. #define IPW_DL_NONE 0x00000000
  40. #define IPW_DL_ALL 0x7FFFFFFF
  41. /*
  42. * To use the debug system;
  43. *
  44. * If you are defining a new debug classification, simply add it to the #define
  45. * list here in the form of:
  46. *
  47. * #define IPW_DL_xxxx VALUE
  48. *
  49. * shifting value to the left one bit from the previous entry. xxxx should be
  50. * the name of the classification (for example, WEP)
  51. *
  52. * You then need to either add a IPW2100_xxxx_DEBUG() macro definition for your
  53. * classification, or use IPW_DEBUG(IPW_DL_xxxx, ...) whenever you want
  54. * to send output to that classification.
  55. *
  56. * To add your debug level to the list of levels seen when you perform
  57. *
  58. * % cat /proc/net/ipw2100/debug_level
  59. *
  60. * you simply need to add your entry to the ipw2100_debug_levels array.
  61. *
  62. * If you do not see debug_level in /proc/net/ipw2100 then you do not have
  63. * CONFIG_IPW_DEBUG defined in your kernel configuration
  64. *
  65. */
  66. #define IPW_DL_ERROR (1<<0)
  67. #define IPW_DL_WARNING (1<<1)
  68. #define IPW_DL_INFO (1<<2)
  69. #define IPW_DL_WX (1<<3)
  70. #define IPW_DL_HC (1<<5)
  71. #define IPW_DL_STATE (1<<6)
  72. #define IPW_DL_NOTIF (1<<10)
  73. #define IPW_DL_SCAN (1<<11)
  74. #define IPW_DL_ASSOC (1<<12)
  75. #define IPW_DL_DROP (1<<13)
  76. #define IPW_DL_IOCTL (1<<14)
  77. #define IPW_DL_RF_KILL (1<<17)
  78. #define IPW_DL_MANAGE (1<<15)
  79. #define IPW_DL_FW (1<<16)
  80. #define IPW_DL_FRAG (1<<21)
  81. #define IPW_DL_WEP (1<<22)
  82. #define IPW_DL_TX (1<<23)
  83. #define IPW_DL_RX (1<<24)
  84. #define IPW_DL_ISR (1<<25)
  85. #define IPW_DL_IO (1<<26)
  86. #define IPW_DL_TRACE (1<<28)
  87. #define IPW_DEBUG_ERROR(f, a...) printk(KERN_ERR DRV_NAME ": " f, ## a)
  88. #define IPW_DEBUG_WARNING(f, a...) printk(KERN_WARNING DRV_NAME ": " f, ## a)
  89. #define IPW_DEBUG_INFO(f...) IPW_DEBUG(IPW_DL_INFO, ## f)
  90. #define IPW_DEBUG_WX(f...) IPW_DEBUG(IPW_DL_WX, ## f)
  91. #define IPW_DEBUG_SCAN(f...) IPW_DEBUG(IPW_DL_SCAN, ## f)
  92. #define IPW_DEBUG_NOTIF(f...) IPW_DEBUG(IPW_DL_NOTIF, ## f)
  93. #define IPW_DEBUG_TRACE(f...) IPW_DEBUG(IPW_DL_TRACE, ## f)
  94. #define IPW_DEBUG_RX(f...) IPW_DEBUG(IPW_DL_RX, ## f)
  95. #define IPW_DEBUG_TX(f...) IPW_DEBUG(IPW_DL_TX, ## f)
  96. #define IPW_DEBUG_ISR(f...) IPW_DEBUG(IPW_DL_ISR, ## f)
  97. #define IPW_DEBUG_MANAGEMENT(f...) IPW_DEBUG(IPW_DL_MANAGE, ## f)
  98. #define IPW_DEBUG_WEP(f...) IPW_DEBUG(IPW_DL_WEP, ## f)
  99. #define IPW_DEBUG_HC(f...) IPW_DEBUG(IPW_DL_HC, ## f)
  100. #define IPW_DEBUG_FRAG(f...) IPW_DEBUG(IPW_DL_FRAG, ## f)
  101. #define IPW_DEBUG_FW(f...) IPW_DEBUG(IPW_DL_FW, ## f)
  102. #define IPW_DEBUG_RF_KILL(f...) IPW_DEBUG(IPW_DL_RF_KILL, ## f)
  103. #define IPW_DEBUG_DROP(f...) IPW_DEBUG(IPW_DL_DROP, ## f)
  104. #define IPW_DEBUG_IO(f...) IPW_DEBUG(IPW_DL_IO, ## f)
  105. #define IPW_DEBUG_IOCTL(f...) IPW_DEBUG(IPW_DL_IOCTL, ## f)
  106. #define IPW_DEBUG_STATE(f, a...) IPW_DEBUG(IPW_DL_STATE | IPW_DL_ASSOC | IPW_DL_INFO, f, ## a)
  107. #define IPW_DEBUG_ASSOC(f, a...) IPW_DEBUG(IPW_DL_ASSOC | IPW_DL_INFO, f, ## a)
  108. enum {
  109. IPW_HW_STATE_DISABLED = 1,
  110. IPW_HW_STATE_ENABLED = 0
  111. };
  112. struct ssid_context {
  113. char ssid[IW_ESSID_MAX_SIZE + 1];
  114. int ssid_len;
  115. unsigned char bssid[ETH_ALEN];
  116. int port_type;
  117. int channel;
  118. };
  119. extern const char *port_type_str[];
  120. extern const char *band_str[];
  121. #define NUMBER_OF_BD_PER_COMMAND_PACKET 1
  122. #define NUMBER_OF_BD_PER_DATA_PACKET 2
  123. #define IPW_MAX_BDS 6
  124. #define NUMBER_OF_OVERHEAD_BDS_PER_PACKETR 2
  125. #define NUMBER_OF_BDS_TO_LEAVE_FOR_COMMANDS 1
  126. #define REQUIRED_SPACE_IN_RING_FOR_COMMAND_PACKET \
  127. (IPW_BD_QUEUE_W_R_MIN_SPARE + NUMBER_OF_BD_PER_COMMAND_PACKET)
  128. struct bd_status {
  129. union {
  130. struct { u8 nlf:1, txType:2, intEnabled:1, reserved:4;} fields;
  131. u8 field;
  132. } info;
  133. } __attribute__ ((packed));
  134. struct ipw2100_bd {
  135. u32 host_addr;
  136. u32 buf_length;
  137. struct bd_status status;
  138. /* number of fragments for frame (should be set only for
  139. * 1st TBD) */
  140. u8 num_fragments;
  141. u8 reserved[6];
  142. } __attribute__ ((packed));
  143. #define IPW_BD_QUEUE_LENGTH(n) (1<<n)
  144. #define IPW_BD_ALIGNMENT(L) (L*sizeof(struct ipw2100_bd))
  145. #define IPW_BD_STATUS_TX_FRAME_802_3 0x00
  146. #define IPW_BD_STATUS_TX_FRAME_NOT_LAST_FRAGMENT 0x01
  147. #define IPW_BD_STATUS_TX_FRAME_COMMAND 0x02
  148. #define IPW_BD_STATUS_TX_FRAME_802_11 0x04
  149. #define IPW_BD_STATUS_TX_INTERRUPT_ENABLE 0x08
  150. struct ipw2100_bd_queue {
  151. /* driver (virtual) pointer to queue */
  152. struct ipw2100_bd *drv;
  153. /* firmware (physical) pointer to queue */
  154. dma_addr_t nic;
  155. /* Length of phy memory allocated for BDs */
  156. u32 size;
  157. /* Number of BDs in queue (and in array) */
  158. u32 entries;
  159. /* Number of available BDs (invalid for NIC BDs) */
  160. u32 available;
  161. /* Offset of oldest used BD in array (next one to
  162. * check for completion) */
  163. u32 oldest;
  164. /* Offset of next available (unused) BD */
  165. u32 next;
  166. };
  167. #define RX_QUEUE_LENGTH 256
  168. #define TX_QUEUE_LENGTH 256
  169. #define HW_QUEUE_LENGTH 256
  170. #define TX_PENDED_QUEUE_LENGTH (TX_QUEUE_LENGTH / NUMBER_OF_BD_PER_DATA_PACKET)
  171. #define STATUS_TYPE_MASK 0x0000000f
  172. #define COMMAND_STATUS_VAL 0
  173. #define STATUS_CHANGE_VAL 1
  174. #define P80211_DATA_VAL 2
  175. #define P8023_DATA_VAL 3
  176. #define HOST_NOTIFICATION_VAL 4
  177. #define IPW2100_RSSI_TO_DBM (-98)
  178. struct ipw2100_status {
  179. u32 frame_size;
  180. u16 status_fields;
  181. u8 flags;
  182. #define IPW_STATUS_FLAG_DECRYPTED (1<<0)
  183. #define IPW_STATUS_FLAG_WEP_ENCRYPTED (1<<1)
  184. #define IPW_STATUS_FLAG_CRC_ERROR (1<<2)
  185. u8 rssi;
  186. } __attribute__ ((packed));
  187. struct ipw2100_status_queue {
  188. /* driver (virtual) pointer to queue */
  189. struct ipw2100_status *drv;
  190. /* firmware (physical) pointer to queue */
  191. dma_addr_t nic;
  192. /* Length of phy memory allocated for BDs */
  193. u32 size;
  194. };
  195. #define HOST_COMMAND_PARAMS_REG_LEN 100
  196. #define CMD_STATUS_PARAMS_REG_LEN 3
  197. #define IPW_WPA_CAPABILITIES 0x1
  198. #define IPW_WPA_LISTENINTERVAL 0x2
  199. #define IPW_WPA_AP_ADDRESS 0x4
  200. #define IPW_MAX_VAR_IE_LEN ((HOST_COMMAND_PARAMS_REG_LEN - 4) * sizeof(u32))
  201. struct ipw2100_wpa_assoc_frame {
  202. u16 fixed_ie_mask;
  203. struct {
  204. u16 capab_info;
  205. u16 listen_interval;
  206. u8 current_ap[ETH_ALEN];
  207. } fixed_ies;
  208. u32 var_ie_len;
  209. u8 var_ie[IPW_MAX_VAR_IE_LEN];
  210. };
  211. #define IPW_BSS 1
  212. #define IPW_MONITOR 2
  213. #define IPW_IBSS 3
  214. /**
  215. * @struct _tx_cmd - HWCommand
  216. * @brief H/W command structure.
  217. */
  218. struct ipw2100_cmd_header {
  219. u32 host_command_reg;
  220. u32 host_command_reg1;
  221. u32 sequence;
  222. u32 host_command_len_reg;
  223. u32 host_command_params_reg[HOST_COMMAND_PARAMS_REG_LEN];
  224. u32 cmd_status_reg;
  225. u32 cmd_status_params_reg[CMD_STATUS_PARAMS_REG_LEN];
  226. u32 rxq_base_ptr;
  227. u32 rxq_next_ptr;
  228. u32 rxq_host_ptr;
  229. u32 txq_base_ptr;
  230. u32 txq_next_ptr;
  231. u32 txq_host_ptr;
  232. u32 tx_status_reg;
  233. u32 reserved;
  234. u32 status_change_reg;
  235. u32 reserved1[3];
  236. u32 *ordinal1_ptr;
  237. u32 *ordinal2_ptr;
  238. } __attribute__ ((packed));
  239. struct ipw2100_data_header {
  240. u32 host_command_reg;
  241. u32 host_command_reg1;
  242. u8 encrypted; // BOOLEAN in win! TRUE if frame is enc by driver
  243. u8 needs_encryption; // BOOLEAN in win! TRUE if frma need to be enc in NIC
  244. u8 wep_index; // 0 no key, 1-4 key index, 0xff immediate key
  245. u8 key_size; // 0 no imm key, 0x5 64bit encr, 0xd 128bit encr, 0x10 128bit encr and 128bit IV
  246. u8 key[16];
  247. u8 reserved[10]; // f/w reserved
  248. u8 src_addr[ETH_ALEN];
  249. u8 dst_addr[ETH_ALEN];
  250. u16 fragment_size;
  251. } __attribute__ ((packed));
  252. /* Host command data structure */
  253. struct host_command {
  254. u32 host_command; // COMMAND ID
  255. u32 host_command1; // COMMAND ID
  256. u32 host_command_sequence; // UNIQUE COMMAND NUMBER (ID)
  257. u32 host_command_length; // LENGTH
  258. u32 host_command_parameters[HOST_COMMAND_PARAMS_REG_LEN]; // COMMAND PARAMETERS
  259. } __attribute__ ((packed));
  260. typedef enum {
  261. POWER_ON_RESET,
  262. EXIT_POWER_DOWN_RESET,
  263. SW_RESET,
  264. EEPROM_RW,
  265. SW_RE_INIT
  266. } ipw2100_reset_event;
  267. enum {
  268. COMMAND = 0xCAFE,
  269. DATA,
  270. RX
  271. };
  272. struct ipw2100_tx_packet {
  273. int type;
  274. int index;
  275. union {
  276. struct { /* COMMAND */
  277. struct ipw2100_cmd_header* cmd;
  278. dma_addr_t cmd_phys;
  279. } c_struct;
  280. struct { /* DATA */
  281. struct ipw2100_data_header* data;
  282. dma_addr_t data_phys;
  283. struct ieee80211_txb *txb;
  284. } d_struct;
  285. } info;
  286. int jiffy_start;
  287. struct list_head list;
  288. };
  289. struct ipw2100_rx_packet {
  290. struct ipw2100_rx *rxp;
  291. dma_addr_t dma_addr;
  292. int jiffy_start;
  293. struct sk_buff *skb;
  294. struct list_head list;
  295. };
  296. #define FRAG_DISABLED (1<<31)
  297. #define RTS_DISABLED (1<<31)
  298. #define MAX_RTS_THRESHOLD 2304U
  299. #define MIN_RTS_THRESHOLD 1U
  300. #define DEFAULT_RTS_THRESHOLD 1000U
  301. #define DEFAULT_BEACON_INTERVAL 100U
  302. #define DEFAULT_SHORT_RETRY_LIMIT 7U
  303. #define DEFAULT_LONG_RETRY_LIMIT 4U
  304. struct ipw2100_ordinals {
  305. u32 table1_addr;
  306. u32 table2_addr;
  307. u32 table1_size;
  308. u32 table2_size;
  309. };
  310. /* Host Notification header */
  311. struct ipw2100_notification {
  312. u32 hnhdr_subtype; /* type of host notification */
  313. u32 hnhdr_size; /* size in bytes of data
  314. or number of entries, if table.
  315. Does NOT include header */
  316. } __attribute__ ((packed));
  317. #define MAX_KEY_SIZE 16
  318. #define MAX_KEYS 8
  319. #define IPW2100_WEP_ENABLE (1<<1)
  320. #define IPW2100_WEP_DROP_CLEAR (1<<2)
  321. #define IPW_NONE_CIPHER (1<<0)
  322. #define IPW_WEP40_CIPHER (1<<1)
  323. #define IPW_TKIP_CIPHER (1<<2)
  324. #define IPW_CCMP_CIPHER (1<<4)
  325. #define IPW_WEP104_CIPHER (1<<5)
  326. #define IPW_CKIP_CIPHER (1<<6)
  327. #define IPW_AUTH_OPEN 0
  328. #define IPW_AUTH_SHARED 1
  329. struct statistic {
  330. int value;
  331. int hi;
  332. int lo;
  333. };
  334. #define INIT_STAT(x) do { \
  335. (x)->value = (x)->hi = 0; \
  336. (x)->lo = 0x7fffffff; \
  337. } while (0)
  338. #define SET_STAT(x,y) do { \
  339. (x)->value = y; \
  340. if ((x)->value > (x)->hi) (x)->hi = (x)->value; \
  341. if ((x)->value < (x)->lo) (x)->lo = (x)->value; \
  342. } while (0)
  343. #define INC_STAT(x) do { if (++(x)->value > (x)->hi) (x)->hi = (x)->value; } \
  344. while (0)
  345. #define DEC_STAT(x) do { if (--(x)->value < (x)->lo) (x)->lo = (x)->value; } \
  346. while (0)
  347. #define IPW2100_ERROR_QUEUE 5
  348. /* Power management code: enable or disable? */
  349. enum {
  350. #ifdef CONFIG_PM
  351. IPW2100_PM_DISABLED = 0,
  352. PM_STATE_SIZE = 16,
  353. #else
  354. IPW2100_PM_DISABLED = 1,
  355. PM_STATE_SIZE = 0,
  356. #endif
  357. };
  358. #define STATUS_POWERED (1<<0)
  359. #define STATUS_CMD_ACTIVE (1<<1) /**< host command in progress */
  360. #define STATUS_RUNNING (1<<2) /* Card initialized, but not enabled */
  361. #define STATUS_ENABLED (1<<3) /* Card enabled -- can scan,Tx,Rx */
  362. #define STATUS_STOPPING (1<<4) /* Card is in shutdown phase */
  363. #define STATUS_INITIALIZED (1<<5) /* Card is ready for external calls */
  364. #define STATUS_ASSOCIATING (1<<9) /* Associated, but no BSSID yet */
  365. #define STATUS_ASSOCIATED (1<<10) /* Associated and BSSID valid */
  366. #define STATUS_INT_ENABLED (1<<11)
  367. #define STATUS_RF_KILL_HW (1<<12)
  368. #define STATUS_RF_KILL_SW (1<<13)
  369. #define STATUS_RF_KILL_MASK (STATUS_RF_KILL_HW | STATUS_RF_KILL_SW)
  370. #define STATUS_EXIT_PENDING (1<<14)
  371. #define STATUS_SCAN_PENDING (1<<23)
  372. #define STATUS_SCANNING (1<<24)
  373. #define STATUS_SCAN_ABORTING (1<<25)
  374. #define STATUS_SCAN_COMPLETE (1<<26)
  375. #define STATUS_WX_EVENT_PENDING (1<<27)
  376. #define STATUS_RESET_PENDING (1<<29)
  377. #define STATUS_SECURITY_UPDATED (1<<30) /* Security sync needed */
  378. /* Internal NIC states */
  379. #define IPW_STATE_INITIALIZED (1<<0)
  380. #define IPW_STATE_COUNTRY_FOUND (1<<1)
  381. #define IPW_STATE_ASSOCIATED (1<<2)
  382. #define IPW_STATE_ASSN_LOST (1<<3)
  383. #define IPW_STATE_ASSN_CHANGED (1<<4)
  384. #define IPW_STATE_SCAN_COMPLETE (1<<5)
  385. #define IPW_STATE_ENTERED_PSP (1<<6)
  386. #define IPW_STATE_LEFT_PSP (1<<7)
  387. #define IPW_STATE_RF_KILL (1<<8)
  388. #define IPW_STATE_DISABLED (1<<9)
  389. #define IPW_STATE_POWER_DOWN (1<<10)
  390. #define IPW_STATE_SCANNING (1<<11)
  391. #define CFG_STATIC_CHANNEL (1<<0) /* Restrict assoc. to single channel */
  392. #define CFG_STATIC_ESSID (1<<1) /* Restrict assoc. to single SSID */
  393. #define CFG_STATIC_BSSID (1<<2) /* Restrict assoc. to single BSSID */
  394. #define CFG_CUSTOM_MAC (1<<3)
  395. #define CFG_LONG_PREAMBLE (1<<4)
  396. #define CFG_ASSOCIATE (1<<6)
  397. #define CFG_FIXED_RATE (1<<7)
  398. #define CFG_ADHOC_CREATE (1<<8)
  399. #define CFG_C3_DISABLED (1<<9)
  400. #define CFG_PASSIVE_SCAN (1<<10)
  401. #define CAP_SHARED_KEY (1<<0) /* Off = OPEN */
  402. #define CAP_PRIVACY_ON (1<<1) /* Off = No privacy */
  403. struct ipw2100_priv {
  404. int stop_hang_check; /* Set 1 when shutting down to kill hang_check */
  405. int stop_rf_kill; /* Set 1 when shutting down to kill rf_kill */
  406. struct ieee80211_device *ieee;
  407. unsigned long status;
  408. unsigned long config;
  409. unsigned long capability;
  410. /* Statistics */
  411. int resets;
  412. int reset_backoff;
  413. /* Context */
  414. u8 essid[IW_ESSID_MAX_SIZE];
  415. u8 essid_len;
  416. u8 bssid[ETH_ALEN];
  417. u8 channel;
  418. int last_mode;
  419. int cstate_limit;
  420. unsigned long connect_start;
  421. unsigned long last_reset;
  422. u32 channel_mask;
  423. u32 fatal_error;
  424. u32 fatal_errors[IPW2100_ERROR_QUEUE];
  425. u32 fatal_index;
  426. int eeprom_version;
  427. int firmware_version;
  428. unsigned long hw_features;
  429. int hangs;
  430. u32 last_rtc;
  431. int dump_raw; /* 1 to dump raw bytes in /sys/.../memory */
  432. u8* snapshot[0x30];
  433. u8 mandatory_bssid_mac[ETH_ALEN];
  434. u8 mac_addr[ETH_ALEN];
  435. int power_mode;
  436. /* WEP data */
  437. struct ieee80211_security sec;
  438. int messages_sent;
  439. int short_retry_limit;
  440. int long_retry_limit;
  441. u32 rts_threshold;
  442. u32 frag_threshold;
  443. int in_isr;
  444. u32 tx_rates;
  445. int tx_power;
  446. u32 beacon_interval;
  447. char nick[IW_ESSID_MAX_SIZE + 1];
  448. struct ipw2100_status_queue status_queue;
  449. struct statistic txq_stat;
  450. struct statistic rxq_stat;
  451. struct ipw2100_bd_queue rx_queue;
  452. struct ipw2100_bd_queue tx_queue;
  453. struct ipw2100_rx_packet *rx_buffers;
  454. struct statistic fw_pend_stat;
  455. struct list_head fw_pend_list;
  456. struct statistic msg_free_stat;
  457. struct statistic msg_pend_stat;
  458. struct list_head msg_free_list;
  459. struct list_head msg_pend_list;
  460. struct ipw2100_tx_packet *msg_buffers;
  461. struct statistic tx_free_stat;
  462. struct statistic tx_pend_stat;
  463. struct list_head tx_free_list;
  464. struct list_head tx_pend_list;
  465. struct ipw2100_tx_packet *tx_buffers;
  466. struct ipw2100_ordinals ordinals;
  467. struct pci_dev *pci_dev;
  468. struct proc_dir_entry *dir_dev;
  469. struct net_device *net_dev;
  470. struct iw_statistics wstats;
  471. struct tasklet_struct irq_tasklet;
  472. struct workqueue_struct *workqueue;
  473. struct work_struct reset_work;
  474. struct work_struct security_work;
  475. struct work_struct wx_event_work;
  476. struct work_struct hang_check;
  477. struct work_struct rf_kill;
  478. u32 interrupts;
  479. int tx_interrupts;
  480. int rx_interrupts;
  481. int inta_other;
  482. spinlock_t low_lock;
  483. struct semaphore action_sem;
  484. struct semaphore adapter_sem;
  485. wait_queue_head_t wait_command_queue;
  486. };
  487. /*********************************************************
  488. * Host Command -> From Driver to FW
  489. *********************************************************/
  490. /**
  491. * Host command identifiers
  492. */
  493. #define HOST_COMPLETE 2
  494. #define SYSTEM_CONFIG 6
  495. #define SSID 8
  496. #define MANDATORY_BSSID 9
  497. #define AUTHENTICATION_TYPE 10
  498. #define ADAPTER_ADDRESS 11
  499. #define PORT_TYPE 12
  500. #define INTERNATIONAL_MODE 13
  501. #define CHANNEL 14
  502. #define RTS_THRESHOLD 15
  503. #define FRAG_THRESHOLD 16
  504. #define POWER_MODE 17
  505. #define TX_RATES 18
  506. #define BASIC_TX_RATES 19
  507. #define WEP_KEY_INFO 20
  508. #define WEP_KEY_INDEX 25
  509. #define WEP_FLAGS 26
  510. #define ADD_MULTICAST 27
  511. #define CLEAR_ALL_MULTICAST 28
  512. #define BEACON_INTERVAL 29
  513. #define ATIM_WINDOW 30
  514. #define CLEAR_STATISTICS 31
  515. #define SEND 33
  516. #define TX_POWER_INDEX 36
  517. #define BROADCAST_SCAN 43
  518. #define CARD_DISABLE 44
  519. #define PREFERRED_BSSID 45
  520. #define SET_SCAN_OPTIONS 46
  521. #define SCAN_DWELL_TIME 47
  522. #define SWEEP_TABLE 48
  523. #define AP_OR_STATION_TABLE 49
  524. #define GROUP_ORDINALS 50
  525. #define SHORT_RETRY_LIMIT 51
  526. #define LONG_RETRY_LIMIT 52
  527. #define HOST_PRE_POWER_DOWN 58
  528. #define CARD_DISABLE_PHY_OFF 61
  529. #define MSDU_TX_RATES 62
  530. /* Rogue AP Detection */
  531. #define SET_STATION_STAT_BITS 64
  532. #define CLEAR_STATIONS_STAT_BITS 65
  533. #define LEAP_ROGUE_MODE 66 //TODO tbw replaced by CFG_LEAP_ROGUE_AP
  534. #define SET_SECURITY_INFORMATION 67
  535. #define DISASSOCIATION_BSSID 68
  536. #define SET_WPA_IE 69
  537. /* system configuration bit mask: */
  538. #define IPW_CFG_MONITOR 0x00004
  539. #define IPW_CFG_PREAMBLE_AUTO 0x00010
  540. #define IPW_CFG_IBSS_AUTO_START 0x00020
  541. #define IPW_CFG_LOOPBACK 0x00100
  542. #define IPW_CFG_ANSWER_BCSSID_PROBE 0x00800
  543. #define IPW_CFG_BT_SIDEBAND_SIGNAL 0x02000
  544. #define IPW_CFG_802_1x_ENABLE 0x04000
  545. #define IPW_CFG_BSS_MASK 0x08000
  546. #define IPW_CFG_IBSS_MASK 0x10000
  547. #define IPW_SCAN_NOASSOCIATE (1<<0)
  548. #define IPW_SCAN_MIXED_CELL (1<<1)
  549. /* RESERVED (1<<2) */
  550. #define IPW_SCAN_PASSIVE (1<<3)
  551. #define IPW_NIC_FATAL_ERROR 0x2A7F0
  552. #define IPW_ERROR_ADDR(x) (x & 0x3FFFF)
  553. #define IPW_ERROR_CODE(x) ((x & 0xFF000000) >> 24)
  554. #define IPW2100_ERR_C3_CORRUPTION (0x10 << 24)
  555. #define IPW2100_ERR_MSG_TIMEOUT (0x11 << 24)
  556. #define IPW2100_ERR_FW_LOAD (0x12 << 24)
  557. #define IPW_MEM_SRAM_HOST_SHARED_LOWER_BOUND 0x200
  558. #define IPW_MEM_SRAM_HOST_INTERRUPT_AREA_LOWER_BOUND IPW_MEM_SRAM_HOST_SHARED_LOWER_BOUND + 0x0D80
  559. #define IPW_MEM_HOST_SHARED_RX_BD_BASE (IPW_MEM_SRAM_HOST_SHARED_LOWER_BOUND + 0x40)
  560. #define IPW_MEM_HOST_SHARED_RX_STATUS_BASE (IPW_MEM_SRAM_HOST_SHARED_LOWER_BOUND + 0x44)
  561. #define IPW_MEM_HOST_SHARED_RX_BD_SIZE (IPW_MEM_SRAM_HOST_SHARED_LOWER_BOUND + 0x48)
  562. #define IPW_MEM_HOST_SHARED_RX_READ_INDEX (IPW_MEM_SRAM_HOST_SHARED_LOWER_BOUND + 0xa0)
  563. #define IPW_MEM_HOST_SHARED_TX_QUEUE_BD_BASE (IPW_MEM_SRAM_HOST_SHARED_LOWER_BOUND + 0x00)
  564. #define IPW_MEM_HOST_SHARED_TX_QUEUE_BD_SIZE (IPW_MEM_SRAM_HOST_SHARED_LOWER_BOUND + 0x04)
  565. #define IPW_MEM_HOST_SHARED_TX_QUEUE_READ_INDEX (IPW_MEM_SRAM_HOST_SHARED_LOWER_BOUND + 0x80)
  566. #define IPW_MEM_HOST_SHARED_RX_WRITE_INDEX \
  567. (IPW_MEM_SRAM_HOST_INTERRUPT_AREA_LOWER_BOUND + 0x20)
  568. #define IPW_MEM_HOST_SHARED_TX_QUEUE_WRITE_INDEX \
  569. (IPW_MEM_SRAM_HOST_INTERRUPT_AREA_LOWER_BOUND)
  570. #define IPW_MEM_HOST_SHARED_ORDINALS_TABLE_1 (IPW_MEM_SRAM_HOST_SHARED_LOWER_BOUND + 0x180)
  571. #define IPW_MEM_HOST_SHARED_ORDINALS_TABLE_2 (IPW_MEM_SRAM_HOST_SHARED_LOWER_BOUND + 0x184)
  572. #define IPW2100_INTA_TX_TRANSFER (0x00000001) // Bit 0 (LSB)
  573. #define IPW2100_INTA_RX_TRANSFER (0x00000002) // Bit 1
  574. #define IPW2100_INTA_TX_COMPLETE (0x00000004) // Bit 2
  575. #define IPW2100_INTA_EVENT_INTERRUPT (0x00000008) // Bit 3
  576. #define IPW2100_INTA_STATUS_CHANGE (0x00000010) // Bit 4
  577. #define IPW2100_INTA_BEACON_PERIOD_EXPIRED (0x00000020) // Bit 5
  578. #define IPW2100_INTA_SLAVE_MODE_HOST_COMMAND_DONE (0x00010000) // Bit 16
  579. #define IPW2100_INTA_FW_INIT_DONE (0x01000000) // Bit 24
  580. #define IPW2100_INTA_FW_CALIBRATION_CALC (0x02000000) // Bit 25
  581. #define IPW2100_INTA_FATAL_ERROR (0x40000000) // Bit 30
  582. #define IPW2100_INTA_PARITY_ERROR (0x80000000) // Bit 31 (MSB)
  583. #define IPW_AUX_HOST_RESET_REG_PRINCETON_RESET (0x00000001)
  584. #define IPW_AUX_HOST_RESET_REG_FORCE_NMI (0x00000002)
  585. #define IPW_AUX_HOST_RESET_REG_PCI_HOST_CLUSTER_FATAL_NMI (0x00000004)
  586. #define IPW_AUX_HOST_RESET_REG_CORE_FATAL_NMI (0x00000008)
  587. #define IPW_AUX_HOST_RESET_REG_SW_RESET (0x00000080)
  588. #define IPW_AUX_HOST_RESET_REG_MASTER_DISABLED (0x00000100)
  589. #define IPW_AUX_HOST_RESET_REG_STOP_MASTER (0x00000200)
  590. #define IPW_AUX_HOST_GP_CNTRL_BIT_CLOCK_READY (0x00000001) // Bit 0 (LSB)
  591. #define IPW_AUX_HOST_GP_CNTRL_BIT_HOST_ALLOWS_STANDBY (0x00000002) // Bit 1
  592. #define IPW_AUX_HOST_GP_CNTRL_BIT_INIT_DONE (0x00000004) // Bit 2
  593. #define IPW_AUX_HOST_GP_CNTRL_BITS_SYS_CONFIG (0x000007c0) // Bits 6-10
  594. #define IPW_AUX_HOST_GP_CNTRL_BIT_BUS_TYPE (0x00000200) // Bit 9
  595. #define IPW_AUX_HOST_GP_CNTRL_BIT_BAR0_BLOCK_SIZE (0x00000400) // Bit 10
  596. #define IPW_AUX_HOST_GP_CNTRL_BIT_USB_MODE (0x20000000) // Bit 29
  597. #define IPW_AUX_HOST_GP_CNTRL_BIT_HOST_FORCES_SYS_CLK (0x40000000) // Bit 30
  598. #define IPW_AUX_HOST_GP_CNTRL_BIT_FW_FORCES_SYS_CLK (0x80000000) // Bit 31 (MSB)
  599. #define IPW_BIT_GPIO_GPIO1_MASK 0x0000000C
  600. #define IPW_BIT_GPIO_GPIO3_MASK 0x000000C0
  601. #define IPW_BIT_GPIO_GPIO1_ENABLE 0x00000008
  602. #define IPW_BIT_GPIO_RF_KILL 0x00010000
  603. #define IPW_BIT_GPIO_LED_OFF 0x00002000 // Bit 13 = 1
  604. #define IPW_REG_DOMAIN_0_OFFSET 0x0000
  605. #define IPW_REG_DOMAIN_1_OFFSET IPW_MEM_SRAM_HOST_SHARED_LOWER_BOUND
  606. #define IPW_REG_INTA IPW_REG_DOMAIN_0_OFFSET + 0x0008
  607. #define IPW_REG_INTA_MASK IPW_REG_DOMAIN_0_OFFSET + 0x000C
  608. #define IPW_REG_INDIRECT_ACCESS_ADDRESS IPW_REG_DOMAIN_0_OFFSET + 0x0010
  609. #define IPW_REG_INDIRECT_ACCESS_DATA IPW_REG_DOMAIN_0_OFFSET + 0x0014
  610. #define IPW_REG_AUTOINCREMENT_ADDRESS IPW_REG_DOMAIN_0_OFFSET + 0x0018
  611. #define IPW_REG_AUTOINCREMENT_DATA IPW_REG_DOMAIN_0_OFFSET + 0x001C
  612. #define IPW_REG_RESET_REG IPW_REG_DOMAIN_0_OFFSET + 0x0020
  613. #define IPW_REG_GP_CNTRL IPW_REG_DOMAIN_0_OFFSET + 0x0024
  614. #define IPW_REG_GPIO IPW_REG_DOMAIN_0_OFFSET + 0x0030
  615. #define IPW_REG_FW_TYPE IPW_REG_DOMAIN_1_OFFSET + 0x0188
  616. #define IPW_REG_FW_VERSION IPW_REG_DOMAIN_1_OFFSET + 0x018C
  617. #define IPW_REG_FW_COMPATABILITY_VERSION IPW_REG_DOMAIN_1_OFFSET + 0x0190
  618. #define IPW_REG_INDIRECT_ADDR_MASK 0x00FFFFFC
  619. #define IPW_INTERRUPT_MASK 0xC1010013
  620. #define IPW2100_CONTROL_REG 0x220000
  621. #define IPW2100_CONTROL_PHY_OFF 0x8
  622. #define IPW2100_COMMAND 0x00300004
  623. #define IPW2100_COMMAND_PHY_ON 0x0
  624. #define IPW2100_COMMAND_PHY_OFF 0x1
  625. /* in DEBUG_AREA, values of memory always 0xd55555d5 */
  626. #define IPW_REG_DOA_DEBUG_AREA_START IPW_REG_DOMAIN_0_OFFSET + 0x0090
  627. #define IPW_REG_DOA_DEBUG_AREA_END IPW_REG_DOMAIN_0_OFFSET + 0x00FF
  628. #define IPW_DATA_DOA_DEBUG_VALUE 0xd55555d5
  629. #define IPW_INTERNAL_REGISTER_HALT_AND_RESET 0x003000e0
  630. #define IPW_WAIT_CLOCK_STABILIZATION_DELAY 50 // micro seconds
  631. #define IPW_WAIT_RESET_ARC_COMPLETE_DELAY 10 // micro seconds
  632. #define IPW_WAIT_RESET_MASTER_ASSERT_COMPLETE_DELAY 10 // micro seconds
  633. // BD ring queue read/write difference
  634. #define IPW_BD_QUEUE_W_R_MIN_SPARE 2
  635. #define IPW_CACHE_LINE_LENGTH_DEFAULT 0x80
  636. #define IPW_CARD_DISABLE_PHY_OFF_COMPLETE_WAIT 100 // 100 milli
  637. #define IPW_PREPARE_POWER_DOWN_COMPLETE_WAIT 100 // 100 milli
  638. #define IPW_HEADER_802_11_SIZE sizeof(struct ieee80211_hdr_3addr)
  639. #define IPW_MAX_80211_PAYLOAD_SIZE 2304U
  640. #define IPW_MAX_802_11_PAYLOAD_LENGTH 2312
  641. #define IPW_MAX_ACCEPTABLE_TX_FRAME_LENGTH 1536
  642. #define IPW_MIN_ACCEPTABLE_RX_FRAME_LENGTH 60
  643. #define IPW_MAX_ACCEPTABLE_RX_FRAME_LENGTH \
  644. (IPW_MAX_ACCEPTABLE_TX_FRAME_LENGTH + IPW_HEADER_802_11_SIZE - \
  645. sizeof(struct ethhdr))
  646. #define IPW_802_11_FCS_LENGTH 4
  647. #define IPW_RX_NIC_BUFFER_LENGTH \
  648. (IPW_MAX_802_11_PAYLOAD_LENGTH + IPW_HEADER_802_11_SIZE + \
  649. IPW_802_11_FCS_LENGTH)
  650. #define IPW_802_11_PAYLOAD_OFFSET \
  651. (sizeof(struct ieee80211_hdr_3addr) + \
  652. sizeof(struct ieee80211_snap_hdr))
  653. struct ipw2100_rx {
  654. union {
  655. unsigned char payload[IPW_RX_NIC_BUFFER_LENGTH];
  656. struct ieee80211_hdr_4addr header;
  657. u32 status;
  658. struct ipw2100_notification notification;
  659. struct ipw2100_cmd_header command;
  660. } rx_data;
  661. } __attribute__ ((packed));
  662. /* Bit 0-7 are for 802.11b tx rates - . Bit 5-7 are reserved */
  663. #define TX_RATE_1_MBIT 0x0001
  664. #define TX_RATE_2_MBIT 0x0002
  665. #define TX_RATE_5_5_MBIT 0x0004
  666. #define TX_RATE_11_MBIT 0x0008
  667. #define TX_RATE_MASK 0x000F
  668. #define DEFAULT_TX_RATES 0x000F
  669. #define IPW_POWER_MODE_CAM 0x00 //(always on)
  670. #define IPW_POWER_INDEX_1 0x01
  671. #define IPW_POWER_INDEX_2 0x02
  672. #define IPW_POWER_INDEX_3 0x03
  673. #define IPW_POWER_INDEX_4 0x04
  674. #define IPW_POWER_INDEX_5 0x05
  675. #define IPW_POWER_AUTO 0x06
  676. #define IPW_POWER_MASK 0x0F
  677. #define IPW_POWER_ENABLED 0x10
  678. #define IPW_POWER_LEVEL(x) ((x) & IPW_POWER_MASK)
  679. #define IPW_TX_POWER_AUTO 0
  680. #define IPW_TX_POWER_ENHANCED 1
  681. #define IPW_TX_POWER_DEFAULT 32
  682. #define IPW_TX_POWER_MIN 0
  683. #define IPW_TX_POWER_MAX 16
  684. #define IPW_TX_POWER_MIN_DBM (-12)
  685. #define IPW_TX_POWER_MAX_DBM 16
  686. #define FW_SCAN_DONOT_ASSOCIATE 0x0001 // Dont Attempt to Associate after Scan
  687. #define FW_SCAN_PASSIVE 0x0008 // Force PASSSIVE Scan
  688. #define REG_MIN_CHANNEL 0
  689. #define REG_MAX_CHANNEL 14
  690. #define REG_CHANNEL_MASK 0x00003FFF
  691. #define IPW_IBSS_11B_DEFAULT_MASK 0x87ff
  692. #define DIVERSITY_EITHER 0 // Use both antennas
  693. #define DIVERSITY_ANTENNA_A 1 // Use antenna A
  694. #define DIVERSITY_ANTENNA_B 2 // Use antenna B
  695. #define HOST_COMMAND_WAIT 0
  696. #define HOST_COMMAND_NO_WAIT 1
  697. #define LOCK_NONE 0
  698. #define LOCK_DRIVER 1
  699. #define LOCK_FW 2
  700. #define TYPE_SWEEP_ORD 0x000D
  701. #define TYPE_IBSS_STTN_ORD 0x000E
  702. #define TYPE_BSS_AP_ORD 0x000F
  703. #define TYPE_RAW_BEACON_ENTRY 0x0010
  704. #define TYPE_CALIBRATION_DATA 0x0011
  705. #define TYPE_ROGUE_AP_DATA 0x0012
  706. #define TYPE_ASSOCIATION_REQUEST 0x0013
  707. #define TYPE_REASSOCIATION_REQUEST 0x0014
  708. #define HW_FEATURE_RFKILL (0x0001)
  709. #define RF_KILLSWITCH_OFF (1)
  710. #define RF_KILLSWITCH_ON (0)
  711. #define IPW_COMMAND_POOL_SIZE 40
  712. #define IPW_START_ORD_TAB_1 1
  713. #define IPW_START_ORD_TAB_2 1000
  714. #define IPW_ORD_TAB_1_ENTRY_SIZE sizeof(u32)
  715. #define IS_ORDINAL_TABLE_ONE(mgr,id) \
  716. ((id >= IPW_START_ORD_TAB_1) && (id < mgr->table1_size))
  717. #define IS_ORDINAL_TABLE_TWO(mgr,id) \
  718. ((id >= IPW_START_ORD_TAB_2) && (id < (mgr->table2_size + IPW_START_ORD_TAB_2)))
  719. #define BSS_ID_LENGTH 6
  720. // Fixed size data: Ordinal Table 1
  721. typedef enum _ORDINAL_TABLE_1 { // NS - means Not Supported by FW
  722. // Transmit statistics
  723. IPW_ORD_STAT_TX_HOST_REQUESTS = 1,// # of requested Host Tx's (MSDU)
  724. IPW_ORD_STAT_TX_HOST_COMPLETE, // # of successful Host Tx's (MSDU)
  725. IPW_ORD_STAT_TX_DIR_DATA, // # of successful Directed Tx's (MSDU)
  726. IPW_ORD_STAT_TX_DIR_DATA1 = 4, // # of successful Directed Tx's (MSDU) @ 1MB
  727. IPW_ORD_STAT_TX_DIR_DATA2, // # of successful Directed Tx's (MSDU) @ 2MB
  728. IPW_ORD_STAT_TX_DIR_DATA5_5, // # of successful Directed Tx's (MSDU) @ 5_5MB
  729. IPW_ORD_STAT_TX_DIR_DATA11, // # of successful Directed Tx's (MSDU) @ 11MB
  730. IPW_ORD_STAT_TX_DIR_DATA22, // # of successful Directed Tx's (MSDU) @ 22MB
  731. IPW_ORD_STAT_TX_NODIR_DATA1 = 13,// # of successful Non_Directed Tx's (MSDU) @ 1MB
  732. IPW_ORD_STAT_TX_NODIR_DATA2, // # of successful Non_Directed Tx's (MSDU) @ 2MB
  733. IPW_ORD_STAT_TX_NODIR_DATA5_5, // # of successful Non_Directed Tx's (MSDU) @ 5.5MB
  734. IPW_ORD_STAT_TX_NODIR_DATA11, // # of successful Non_Directed Tx's (MSDU) @ 11MB
  735. IPW_ORD_STAT_NULL_DATA = 21, // # of successful NULL data Tx's
  736. IPW_ORD_STAT_TX_RTS, // # of successful Tx RTS
  737. IPW_ORD_STAT_TX_CTS, // # of successful Tx CTS
  738. IPW_ORD_STAT_TX_ACK, // # of successful Tx ACK
  739. IPW_ORD_STAT_TX_ASSN, // # of successful Association Tx's
  740. IPW_ORD_STAT_TX_ASSN_RESP, // # of successful Association response Tx's
  741. IPW_ORD_STAT_TX_REASSN, // # of successful Reassociation Tx's
  742. IPW_ORD_STAT_TX_REASSN_RESP, // # of successful Reassociation response Tx's
  743. IPW_ORD_STAT_TX_PROBE, // # of probes successfully transmitted
  744. IPW_ORD_STAT_TX_PROBE_RESP, // # of probe responses successfully transmitted
  745. IPW_ORD_STAT_TX_BEACON, // # of tx beacon
  746. IPW_ORD_STAT_TX_ATIM, // # of Tx ATIM
  747. IPW_ORD_STAT_TX_DISASSN, // # of successful Disassociation TX
  748. IPW_ORD_STAT_TX_AUTH, // # of successful Authentication Tx
  749. IPW_ORD_STAT_TX_DEAUTH, // # of successful Deauthentication TX
  750. IPW_ORD_STAT_TX_TOTAL_BYTES = 41,// Total successful Tx data bytes
  751. IPW_ORD_STAT_TX_RETRIES, // # of Tx retries
  752. IPW_ORD_STAT_TX_RETRY1, // # of Tx retries at 1MBPS
  753. IPW_ORD_STAT_TX_RETRY2, // # of Tx retries at 2MBPS
  754. IPW_ORD_STAT_TX_RETRY5_5, // # of Tx retries at 5.5MBPS
  755. IPW_ORD_STAT_TX_RETRY11, // # of Tx retries at 11MBPS
  756. IPW_ORD_STAT_TX_FAILURES = 51, // # of Tx Failures
  757. IPW_ORD_STAT_TX_ABORT_AT_HOP, //NS // # of Tx's aborted at hop time
  758. IPW_ORD_STAT_TX_MAX_TRIES_IN_HOP,// # of times max tries in a hop failed
  759. IPW_ORD_STAT_TX_ABORT_LATE_DMA, //NS // # of times tx aborted due to late dma setup
  760. IPW_ORD_STAT_TX_ABORT_STX, //NS // # of times backoff aborted
  761. IPW_ORD_STAT_TX_DISASSN_FAIL, // # of times disassociation failed
  762. IPW_ORD_STAT_TX_ERR_CTS, // # of missed/bad CTS frames
  763. IPW_ORD_STAT_TX_BPDU, //NS // # of spanning tree BPDUs sent
  764. IPW_ORD_STAT_TX_ERR_ACK, // # of tx err due to acks
  765. // Receive statistics
  766. IPW_ORD_STAT_RX_HOST = 61, // # of packets passed to host
  767. IPW_ORD_STAT_RX_DIR_DATA, // # of directed packets
  768. IPW_ORD_STAT_RX_DIR_DATA1, // # of directed packets at 1MB
  769. IPW_ORD_STAT_RX_DIR_DATA2, // # of directed packets at 2MB
  770. IPW_ORD_STAT_RX_DIR_DATA5_5, // # of directed packets at 5.5MB
  771. IPW_ORD_STAT_RX_DIR_DATA11, // # of directed packets at 11MB
  772. IPW_ORD_STAT_RX_DIR_DATA22, // # of directed packets at 22MB
  773. IPW_ORD_STAT_RX_NODIR_DATA = 71,// # of nondirected packets
  774. IPW_ORD_STAT_RX_NODIR_DATA1, // # of nondirected packets at 1MB
  775. IPW_ORD_STAT_RX_NODIR_DATA2, // # of nondirected packets at 2MB
  776. IPW_ORD_STAT_RX_NODIR_DATA5_5, // # of nondirected packets at 5.5MB
  777. IPW_ORD_STAT_RX_NODIR_DATA11, // # of nondirected packets at 11MB
  778. IPW_ORD_STAT_RX_NULL_DATA = 80, // # of null data rx's
  779. IPW_ORD_STAT_RX_POLL, //NS // # of poll rx
  780. IPW_ORD_STAT_RX_RTS, // # of Rx RTS
  781. IPW_ORD_STAT_RX_CTS, // # of Rx CTS
  782. IPW_ORD_STAT_RX_ACK, // # of Rx ACK
  783. IPW_ORD_STAT_RX_CFEND, // # of Rx CF End
  784. IPW_ORD_STAT_RX_CFEND_ACK, // # of Rx CF End + CF Ack
  785. IPW_ORD_STAT_RX_ASSN, // # of Association Rx's
  786. IPW_ORD_STAT_RX_ASSN_RESP, // # of Association response Rx's
  787. IPW_ORD_STAT_RX_REASSN, // # of Reassociation Rx's
  788. IPW_ORD_STAT_RX_REASSN_RESP, // # of Reassociation response Rx's
  789. IPW_ORD_STAT_RX_PROBE, // # of probe Rx's
  790. IPW_ORD_STAT_RX_PROBE_RESP, // # of probe response Rx's
  791. IPW_ORD_STAT_RX_BEACON, // # of Rx beacon
  792. IPW_ORD_STAT_RX_ATIM, // # of Rx ATIM
  793. IPW_ORD_STAT_RX_DISASSN, // # of disassociation Rx
  794. IPW_ORD_STAT_RX_AUTH, // # of authentication Rx
  795. IPW_ORD_STAT_RX_DEAUTH, // # of deauthentication Rx
  796. IPW_ORD_STAT_RX_TOTAL_BYTES = 101,// Total rx data bytes received
  797. IPW_ORD_STAT_RX_ERR_CRC, // # of packets with Rx CRC error
  798. IPW_ORD_STAT_RX_ERR_CRC1, // # of Rx CRC errors at 1MB
  799. IPW_ORD_STAT_RX_ERR_CRC2, // # of Rx CRC errors at 2MB
  800. IPW_ORD_STAT_RX_ERR_CRC5_5, // # of Rx CRC errors at 5.5MB
  801. IPW_ORD_STAT_RX_ERR_CRC11, // # of Rx CRC errors at 11MB
  802. IPW_ORD_STAT_RX_DUPLICATE1 = 112, // # of duplicate rx packets at 1MB
  803. IPW_ORD_STAT_RX_DUPLICATE2, // # of duplicate rx packets at 2MB
  804. IPW_ORD_STAT_RX_DUPLICATE5_5, // # of duplicate rx packets at 5.5MB
  805. IPW_ORD_STAT_RX_DUPLICATE11, // # of duplicate rx packets at 11MB
  806. IPW_ORD_STAT_RX_DUPLICATE = 119, // # of duplicate rx packets
  807. IPW_ORD_PERS_DB_LOCK = 120, // # locking fw permanent db
  808. IPW_ORD_PERS_DB_SIZE, // # size of fw permanent db
  809. IPW_ORD_PERS_DB_ADDR, // # address of fw permanent db
  810. IPW_ORD_STAT_RX_INVALID_PROTOCOL, // # of rx frames with invalid protocol
  811. IPW_ORD_SYS_BOOT_TIME, // # Boot time
  812. IPW_ORD_STAT_RX_NO_BUFFER, // # of rx frames rejected due to no buffer
  813. IPW_ORD_STAT_RX_ABORT_LATE_DMA, //NS // # of rx frames rejected due to dma setup too late
  814. IPW_ORD_STAT_RX_ABORT_AT_HOP, //NS // # of rx frames aborted due to hop
  815. IPW_ORD_STAT_RX_MISSING_FRAG, // # of rx frames dropped due to missing fragment
  816. IPW_ORD_STAT_RX_ORPHAN_FRAG, // # of rx frames dropped due to non-sequential fragment
  817. IPW_ORD_STAT_RX_ORPHAN_FRAME, // # of rx frames dropped due to unmatched 1st frame
  818. IPW_ORD_STAT_RX_FRAG_AGEOUT, // # of rx frames dropped due to uncompleted frame
  819. IPW_ORD_STAT_RX_BAD_SSID, //NS // Bad SSID (unused)
  820. IPW_ORD_STAT_RX_ICV_ERRORS, // # of ICV errors during decryption
  821. // PSP Statistics
  822. IPW_ORD_STAT_PSP_SUSPENSION = 137,// # of times adapter suspended
  823. IPW_ORD_STAT_PSP_BCN_TIMEOUT, // # of beacon timeout
  824. IPW_ORD_STAT_PSP_POLL_TIMEOUT, // # of poll response timeouts
  825. IPW_ORD_STAT_PSP_NONDIR_TIMEOUT,// # of timeouts waiting for last broadcast/muticast pkt
  826. IPW_ORD_STAT_PSP_RX_DTIMS, // # of PSP DTIMs received
  827. IPW_ORD_STAT_PSP_RX_TIMS, // # of PSP TIMs received
  828. IPW_ORD_STAT_PSP_STATION_ID, // PSP Station ID
  829. // Association and roaming
  830. IPW_ORD_LAST_ASSN_TIME = 147, // RTC time of last association
  831. IPW_ORD_STAT_PERCENT_MISSED_BCNS,// current calculation of % missed beacons
  832. IPW_ORD_STAT_PERCENT_RETRIES, // current calculation of % missed tx retries
  833. IPW_ORD_ASSOCIATED_AP_PTR, // If associated, this is ptr to the associated
  834. // AP table entry. set to 0 if not associated
  835. IPW_ORD_AVAILABLE_AP_CNT, // # of AP's decsribed in the AP table
  836. IPW_ORD_AP_LIST_PTR, // Ptr to list of available APs
  837. IPW_ORD_STAT_AP_ASSNS, // # of associations
  838. IPW_ORD_STAT_ASSN_FAIL, // # of association failures
  839. IPW_ORD_STAT_ASSN_RESP_FAIL, // # of failuresdue to response fail
  840. IPW_ORD_STAT_FULL_SCANS, // # of full scans
  841. IPW_ORD_CARD_DISABLED, // # Card Disabled
  842. IPW_ORD_STAT_ROAM_INHIBIT, // # of times roaming was inhibited due to ongoing activity
  843. IPW_FILLER_40,
  844. IPW_ORD_RSSI_AT_ASSN = 160, // RSSI of associated AP at time of association
  845. IPW_ORD_STAT_ASSN_CAUSE1, // # of reassociations due to no tx from AP in last N
  846. // hops or no prob_ responses in last 3 minutes
  847. IPW_ORD_STAT_ASSN_CAUSE2, // # of reassociations due to poor tx/rx quality
  848. IPW_ORD_STAT_ASSN_CAUSE3, // # of reassociations due to tx/rx quality with excessive
  849. // load at the AP
  850. IPW_ORD_STAT_ASSN_CAUSE4, // # of reassociations due to AP RSSI level fell below
  851. // eligible group
  852. IPW_ORD_STAT_ASSN_CAUSE5, // # of reassociations due to load leveling
  853. IPW_ORD_STAT_ASSN_CAUSE6, //NS // # of reassociations due to dropped by Ap
  854. IPW_FILLER_41,
  855. IPW_FILLER_42,
  856. IPW_FILLER_43,
  857. IPW_ORD_STAT_AUTH_FAIL, // # of times authentication failed
  858. IPW_ORD_STAT_AUTH_RESP_FAIL, // # of times authentication response failed
  859. IPW_ORD_STATION_TABLE_CNT, // # of entries in association table
  860. // Other statistics
  861. IPW_ORD_RSSI_AVG_CURR = 173, // Current avg RSSI
  862. IPW_ORD_STEST_RESULTS_CURR, //NS // Current self test results word
  863. IPW_ORD_STEST_RESULTS_CUM, //NS // Cummulative self test results word
  864. IPW_ORD_SELF_TEST_STATUS, //NS //
  865. IPW_ORD_POWER_MGMT_MODE, // Power mode - 0=CAM, 1=PSP
  866. IPW_ORD_POWER_MGMT_INDEX, //NS //
  867. IPW_ORD_COUNTRY_CODE, // IEEE country code as recv'd from beacon
  868. IPW_ORD_COUNTRY_CHANNELS, // channels suported by country
  869. // IPW_ORD_COUNTRY_CHANNELS:
  870. // For 11b the lower 2-byte are used for channels from 1-14
  871. // and the higher 2-byte are not used.
  872. IPW_ORD_RESET_CNT, // # of adapter resets (warm)
  873. IPW_ORD_BEACON_INTERVAL, // Beacon interval
  874. IPW_ORD_PRINCETON_VERSION = 184, //NS // Princeton Version
  875. IPW_ORD_ANTENNA_DIVERSITY, // TRUE if antenna diversity is disabled
  876. IPW_ORD_CCA_RSSI, //NS // CCA RSSI value (factory programmed)
  877. IPW_ORD_STAT_EEPROM_UPDATE, //NS // # of times config EEPROM updated
  878. IPW_ORD_DTIM_PERIOD, // # of beacon intervals between DTIMs
  879. IPW_ORD_OUR_FREQ, // current radio freq lower digits - channel ID
  880. IPW_ORD_RTC_TIME = 190, // current RTC time
  881. IPW_ORD_PORT_TYPE, // operating mode
  882. IPW_ORD_CURRENT_TX_RATE, // current tx rate
  883. IPW_ORD_SUPPORTED_RATES, // Bitmap of supported tx rates
  884. IPW_ORD_ATIM_WINDOW, // current ATIM Window
  885. IPW_ORD_BASIC_RATES, // bitmap of basic tx rates
  886. IPW_ORD_NIC_HIGHEST_RATE, // bitmap of basic tx rates
  887. IPW_ORD_AP_HIGHEST_RATE, // bitmap of basic tx rates
  888. IPW_ORD_CAPABILITIES, // Management frame capability field
  889. IPW_ORD_AUTH_TYPE, // Type of authentication
  890. IPW_ORD_RADIO_TYPE, // Adapter card platform type
  891. IPW_ORD_RTS_THRESHOLD = 201, // Min length of packet after which RTS handshaking is used
  892. IPW_ORD_INT_MODE, // International mode
  893. IPW_ORD_FRAGMENTATION_THRESHOLD, // protocol frag threshold
  894. IPW_ORD_EEPROM_SRAM_DB_BLOCK_START_ADDRESS, // EEPROM offset in SRAM
  895. IPW_ORD_EEPROM_SRAM_DB_BLOCK_SIZE, // EEPROM size in SRAM
  896. IPW_ORD_EEPROM_SKU_CAPABILITY, // EEPROM SKU Capability 206 =
  897. IPW_ORD_EEPROM_IBSS_11B_CHANNELS, // EEPROM IBSS 11b channel set
  898. IPW_ORD_MAC_VERSION = 209, // MAC Version
  899. IPW_ORD_MAC_REVISION, // MAC Revision
  900. IPW_ORD_RADIO_VERSION, // Radio Version
  901. IPW_ORD_NIC_MANF_DATE_TIME, // MANF Date/Time STAMP
  902. IPW_ORD_UCODE_VERSION, // Ucode Version
  903. IPW_ORD_HW_RF_SWITCH_STATE = 214, // HW RF Kill Switch State
  904. } ORDINALTABLE1;
  905. // ordinal table 2
  906. // Variable length data:
  907. #define IPW_FIRST_VARIABLE_LENGTH_ORDINAL 1001
  908. typedef enum _ORDINAL_TABLE_2 { // NS - means Not Supported by FW
  909. IPW_ORD_STAT_BASE = 1000, // contains number of variable ORDs
  910. IPW_ORD_STAT_ADAPTER_MAC = 1001, // 6 bytes: our adapter MAC address
  911. IPW_ORD_STAT_PREFERRED_BSSID = 1002, // 6 bytes: BSSID of the preferred AP
  912. IPW_ORD_STAT_MANDATORY_BSSID = 1003, // 6 bytes: BSSID of the mandatory AP
  913. IPW_FILL_1, //NS //
  914. IPW_ORD_STAT_COUNTRY_TEXT = 1005, // 36 bytes: Country name text, First two bytes are Country code
  915. IPW_ORD_STAT_ASSN_SSID = 1006, // 32 bytes: ESSID String
  916. IPW_ORD_STATION_TABLE = 1007, // ? bytes: Station/AP table (via Direct SSID Scans)
  917. IPW_ORD_STAT_SWEEP_TABLE = 1008, // ? bytes: Sweep/Host Table table (via Broadcast Scans)
  918. IPW_ORD_STAT_ROAM_LOG = 1009, // ? bytes: Roaming log
  919. IPW_ORD_STAT_RATE_LOG = 1010, //NS // 0 bytes: Rate log
  920. IPW_ORD_STAT_FIFO = 1011, //NS // 0 bytes: Fifo buffer data structures
  921. IPW_ORD_STAT_FW_VER_NUM = 1012, // 14 bytes: fw version ID string as in (a.bb.ccc; "0.08.011")
  922. IPW_ORD_STAT_FW_DATE = 1013, // 14 bytes: fw date string (mmm dd yyyy; "Mar 13 2002")
  923. IPW_ORD_STAT_ASSN_AP_BSSID = 1014, // 6 bytes: MAC address of associated AP
  924. IPW_ORD_STAT_DEBUG = 1015, //NS // ? bytes:
  925. IPW_ORD_STAT_NIC_BPA_NUM = 1016, // 11 bytes: NIC BPA number in ASCII
  926. IPW_ORD_STAT_UCODE_DATE = 1017, // 5 bytes: uCode date
  927. IPW_ORD_SECURITY_NGOTIATION_RESULT = 1018,
  928. } ORDINALTABLE2; // NS - means Not Supported by FW
  929. #define IPW_LAST_VARIABLE_LENGTH_ORDINAL 1018
  930. #ifndef WIRELESS_SPY
  931. #define WIRELESS_SPY // enable iwspy support
  932. #endif
  933. #define IPW_HOST_FW_SHARED_AREA0 0x0002f200
  934. #define IPW_HOST_FW_SHARED_AREA0_END 0x0002f510 // 0x310 bytes
  935. #define IPW_HOST_FW_SHARED_AREA1 0x0002f610
  936. #define IPW_HOST_FW_SHARED_AREA1_END 0x0002f630 // 0x20 bytes
  937. #define IPW_HOST_FW_SHARED_AREA2 0x0002fa00
  938. #define IPW_HOST_FW_SHARED_AREA2_END 0x0002fa20 // 0x20 bytes
  939. #define IPW_HOST_FW_SHARED_AREA3 0x0002fc00
  940. #define IPW_HOST_FW_SHARED_AREA3_END 0x0002fc10 // 0x10 bytes
  941. #define IPW_HOST_FW_INTERRUPT_AREA 0x0002ff80
  942. #define IPW_HOST_FW_INTERRUPT_AREA_END 0x00030000 // 0x80 bytes
  943. struct ipw2100_fw_chunk {
  944. unsigned char *buf;
  945. long len;
  946. long pos;
  947. struct list_head list;
  948. };
  949. struct ipw2100_fw_chunk_set {
  950. const void *data;
  951. unsigned long size;
  952. };
  953. struct ipw2100_fw {
  954. int version;
  955. struct ipw2100_fw_chunk_set fw;
  956. struct ipw2100_fw_chunk_set uc;
  957. const struct firmware *fw_entry;
  958. };
  959. #define MAX_FW_VERSION_LEN 14
  960. #endif /* _IPW2100_H */