pasemi_mac.c 31 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313314315316317318319320321322323324325326327328329330331332333334335336337338339340341342343344345346347348349350351352353354355356357358359360361362363364365366367368369370371372373374375376377378379380381382383384385386387388389390391392393394395396397398399400401402403404405406407408409410411412413414415416417418419420421422423424425426427428429430431432433434435436437438439440441442443444445446447448449450451452453454455456457458459460461462463464465466467468469470471472473474475476477478479480481482483484485486487488489490491492493494495496497498499500501502503504505506507508509510511512513514515516517518519520521522523524525526527528529530531532533534535536537538539540541542543544545546547548549550551552553554555556557558559560561562563564565566567568569570571572573574575576577578579580581582583584585586587588589590591592593594595596597598599600601602603604605606607608609610611612613614615616617618619620621622623624625626627628629630631632633634635636637638639640641642643644645646647648649650651652653654655656657658659660661662663664665666667668669670671672673674675676677678679680681682683684685686687688689690691692693694695696697698699700701702703704705706707708709710711712713714715716717718719720721722723724725726727728729730731732733734735736737738739740741742743744745746747748749750751752753754755756757758759760761762763764765766767768769770771772773774775776777778779780781782783784785786787788789790791792793794795796797798799800801802803804805806807808809810811812813814815816817818819820821822823824825826827828829830831832833834835836837838839840841842843844845846847848849850851852853854855856857858859860861862863864865866867868869870871872873874875876877878879880881882883884885886887888889890891892893894895896897898899900901902903904905906907908909910911912913914915916917918919920921922923924925926927928929930931932933934935936937938939940941942943944945946947948949950951952953954955956957958959960961962963964965966967968969970971972973974975976977978979980981982983984985986987988989990991992993994995996997998999100010011002100310041005100610071008100910101011101210131014101510161017101810191020102110221023102410251026102710281029103010311032103310341035103610371038103910401041104210431044104510461047104810491050105110521053105410551056105710581059106010611062106310641065106610671068106910701071107210731074107510761077107810791080108110821083108410851086108710881089109010911092109310941095109610971098109911001101110211031104110511061107110811091110111111121113111411151116111711181119112011211122112311241125112611271128112911301131113211331134113511361137113811391140114111421143114411451146114711481149115011511152115311541155115611571158115911601161116211631164116511661167116811691170117111721173117411751176117711781179118011811182118311841185118611871188118911901191119211931194119511961197119811991200120112021203120412051206120712081209121012111212121312141215121612171218121912201221122212231224122512261227122812291230123112321233123412351236123712381239124012411242124312441245124612471248124912501251125212531254125512561257125812591260126112621263126412651266126712681269127012711272127312741275127612771278127912801281128212831284128512861287128812891290129112921293129412951296129712981299130013011302
  1. /*
  2. * Copyright (C) 2006-2007 PA Semi, Inc
  3. *
  4. * Driver for the PA Semi PWRficient onchip 1G/10G Ethernet MACs
  5. *
  6. * This program is free software; you can redistribute it and/or modify
  7. * it under the terms of the GNU General Public License version 2 as
  8. * published by the Free Software Foundation.
  9. *
  10. * This program is distributed in the hope that it will be useful,
  11. * but WITHOUT ANY WARRANTY; without even the implied warranty of
  12. * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
  13. * GNU General Public License for more details.
  14. *
  15. * You should have received a copy of the GNU General Public License
  16. * along with this program; if not, write to the Free Software
  17. * Foundation, Inc., 59 Temple Place, Suite 330, Boston, MA 02111-1307 USA
  18. */
  19. #include <linux/init.h>
  20. #include <linux/module.h>
  21. #include <linux/pci.h>
  22. #include <linux/interrupt.h>
  23. #include <linux/dmaengine.h>
  24. #include <linux/delay.h>
  25. #include <linux/netdevice.h>
  26. #include <linux/etherdevice.h>
  27. #include <asm/dma-mapping.h>
  28. #include <linux/in.h>
  29. #include <linux/skbuff.h>
  30. #include <linux/ip.h>
  31. #include <linux/tcp.h>
  32. #include <net/checksum.h>
  33. #include <asm/irq.h>
  34. #include "pasemi_mac.h"
  35. /* TODO list
  36. *
  37. * - Get rid of pci_{read,write}_config(), map registers with ioremap
  38. * for performance
  39. * - PHY support
  40. * - Multicast support
  41. * - Large MTU support
  42. * - Other performance improvements
  43. */
  44. /* Must be a power of two */
  45. #define RX_RING_SIZE 512
  46. #define TX_RING_SIZE 512
  47. #define DEFAULT_MSG_ENABLE \
  48. (NETIF_MSG_DRV | \
  49. NETIF_MSG_PROBE | \
  50. NETIF_MSG_LINK | \
  51. NETIF_MSG_TIMER | \
  52. NETIF_MSG_IFDOWN | \
  53. NETIF_MSG_IFUP | \
  54. NETIF_MSG_RX_ERR | \
  55. NETIF_MSG_TX_ERR)
  56. #define TX_DESC(mac, num) ((mac)->tx->desc[(num) & (TX_RING_SIZE-1)])
  57. #define TX_DESC_INFO(mac, num) ((mac)->tx->desc_info[(num) & (TX_RING_SIZE-1)])
  58. #define RX_DESC(mac, num) ((mac)->rx->desc[(num) & (RX_RING_SIZE-1)])
  59. #define RX_DESC_INFO(mac, num) ((mac)->rx->desc_info[(num) & (RX_RING_SIZE-1)])
  60. #define RX_BUFF(mac, num) ((mac)->rx->buffers[(num) & (RX_RING_SIZE-1)])
  61. #define BUF_SIZE 1646 /* 1500 MTU + ETH_HLEN + VLAN_HLEN + 2 64B cachelines */
  62. MODULE_LICENSE("GPL");
  63. MODULE_AUTHOR ("Olof Johansson <olof@lixom.net>");
  64. MODULE_DESCRIPTION("PA Semi PWRficient Ethernet driver");
  65. static int debug = -1; /* -1 == use DEFAULT_MSG_ENABLE as value */
  66. module_param(debug, int, 0);
  67. MODULE_PARM_DESC(debug, "PA Semi MAC bitmapped debugging message enable value");
  68. static struct pasdma_status *dma_status;
  69. static unsigned int read_iob_reg(struct pasemi_mac *mac, unsigned int reg)
  70. {
  71. return in_le32(mac->iob_regs+reg);
  72. }
  73. static void write_iob_reg(struct pasemi_mac *mac, unsigned int reg,
  74. unsigned int val)
  75. {
  76. out_le32(mac->iob_regs+reg, val);
  77. }
  78. static unsigned int read_mac_reg(struct pasemi_mac *mac, unsigned int reg)
  79. {
  80. return in_le32(mac->regs+reg);
  81. }
  82. static void write_mac_reg(struct pasemi_mac *mac, unsigned int reg,
  83. unsigned int val)
  84. {
  85. out_le32(mac->regs+reg, val);
  86. }
  87. static unsigned int read_dma_reg(struct pasemi_mac *mac, unsigned int reg)
  88. {
  89. return in_le32(mac->dma_regs+reg);
  90. }
  91. static void write_dma_reg(struct pasemi_mac *mac, unsigned int reg,
  92. unsigned int val)
  93. {
  94. out_le32(mac->dma_regs+reg, val);
  95. }
  96. static int pasemi_get_mac_addr(struct pasemi_mac *mac)
  97. {
  98. struct pci_dev *pdev = mac->pdev;
  99. struct device_node *dn = pci_device_to_OF_node(pdev);
  100. int len;
  101. const u8 *maddr;
  102. u8 addr[6];
  103. if (!dn) {
  104. dev_dbg(&pdev->dev,
  105. "No device node for mac, not configuring\n");
  106. return -ENOENT;
  107. }
  108. maddr = of_get_property(dn, "local-mac-address", &len);
  109. if (maddr && len == 6) {
  110. memcpy(mac->mac_addr, maddr, 6);
  111. return 0;
  112. }
  113. /* Some old versions of firmware mistakenly uses mac-address
  114. * (and as a string) instead of a byte array in local-mac-address.
  115. */
  116. if (maddr == NULL)
  117. maddr = of_get_property(dn, "mac-address", NULL);
  118. if (maddr == NULL) {
  119. dev_warn(&pdev->dev,
  120. "no mac address in device tree, not configuring\n");
  121. return -ENOENT;
  122. }
  123. if (sscanf(maddr, "%hhx:%hhx:%hhx:%hhx:%hhx:%hhx", &addr[0],
  124. &addr[1], &addr[2], &addr[3], &addr[4], &addr[5]) != 6) {
  125. dev_warn(&pdev->dev,
  126. "can't parse mac address, not configuring\n");
  127. return -EINVAL;
  128. }
  129. memcpy(mac->mac_addr, addr, 6);
  130. return 0;
  131. }
  132. static int pasemi_mac_setup_rx_resources(struct net_device *dev)
  133. {
  134. struct pasemi_mac_rxring *ring;
  135. struct pasemi_mac *mac = netdev_priv(dev);
  136. int chan_id = mac->dma_rxch;
  137. ring = kzalloc(sizeof(*ring), GFP_KERNEL);
  138. if (!ring)
  139. goto out_ring;
  140. spin_lock_init(&ring->lock);
  141. ring->desc_info = kzalloc(sizeof(struct pasemi_mac_buffer) *
  142. RX_RING_SIZE, GFP_KERNEL);
  143. if (!ring->desc_info)
  144. goto out_desc_info;
  145. /* Allocate descriptors */
  146. ring->desc = dma_alloc_coherent(&mac->dma_pdev->dev,
  147. RX_RING_SIZE *
  148. sizeof(struct pas_dma_xct_descr),
  149. &ring->dma, GFP_KERNEL);
  150. if (!ring->desc)
  151. goto out_desc;
  152. memset(ring->desc, 0, RX_RING_SIZE * sizeof(struct pas_dma_xct_descr));
  153. ring->buffers = dma_alloc_coherent(&mac->dma_pdev->dev,
  154. RX_RING_SIZE * sizeof(u64),
  155. &ring->buf_dma, GFP_KERNEL);
  156. if (!ring->buffers)
  157. goto out_buffers;
  158. memset(ring->buffers, 0, RX_RING_SIZE * sizeof(u64));
  159. write_dma_reg(mac, PAS_DMA_RXCHAN_BASEL(chan_id), PAS_DMA_RXCHAN_BASEL_BRBL(ring->dma));
  160. write_dma_reg(mac, PAS_DMA_RXCHAN_BASEU(chan_id),
  161. PAS_DMA_RXCHAN_BASEU_BRBH(ring->dma >> 32) |
  162. PAS_DMA_RXCHAN_BASEU_SIZ(RX_RING_SIZE >> 2));
  163. write_dma_reg(mac, PAS_DMA_RXCHAN_CFG(chan_id),
  164. PAS_DMA_RXCHAN_CFG_HBU(2));
  165. write_dma_reg(mac, PAS_DMA_RXINT_BASEL(mac->dma_if),
  166. PAS_DMA_RXINT_BASEL_BRBL(__pa(ring->buffers)));
  167. write_dma_reg(mac, PAS_DMA_RXINT_BASEU(mac->dma_if),
  168. PAS_DMA_RXINT_BASEU_BRBH(__pa(ring->buffers) >> 32) |
  169. PAS_DMA_RXINT_BASEU_SIZ(RX_RING_SIZE >> 3));
  170. write_dma_reg(mac, PAS_DMA_RXINT_CFG(mac->dma_if),
  171. PAS_DMA_RXINT_CFG_DHL(2));
  172. ring->next_to_fill = 0;
  173. ring->next_to_clean = 0;
  174. snprintf(ring->irq_name, sizeof(ring->irq_name),
  175. "%s rx", dev->name);
  176. mac->rx = ring;
  177. return 0;
  178. out_buffers:
  179. dma_free_coherent(&mac->dma_pdev->dev,
  180. RX_RING_SIZE * sizeof(struct pas_dma_xct_descr),
  181. mac->rx->desc, mac->rx->dma);
  182. out_desc:
  183. kfree(ring->desc_info);
  184. out_desc_info:
  185. kfree(ring);
  186. out_ring:
  187. return -ENOMEM;
  188. }
  189. static int pasemi_mac_setup_tx_resources(struct net_device *dev)
  190. {
  191. struct pasemi_mac *mac = netdev_priv(dev);
  192. u32 val;
  193. int chan_id = mac->dma_txch;
  194. struct pasemi_mac_txring *ring;
  195. ring = kzalloc(sizeof(*ring), GFP_KERNEL);
  196. if (!ring)
  197. goto out_ring;
  198. spin_lock_init(&ring->lock);
  199. ring->desc_info = kzalloc(sizeof(struct pasemi_mac_buffer) *
  200. TX_RING_SIZE, GFP_KERNEL);
  201. if (!ring->desc_info)
  202. goto out_desc_info;
  203. /* Allocate descriptors */
  204. ring->desc = dma_alloc_coherent(&mac->dma_pdev->dev,
  205. TX_RING_SIZE *
  206. sizeof(struct pas_dma_xct_descr),
  207. &ring->dma, GFP_KERNEL);
  208. if (!ring->desc)
  209. goto out_desc;
  210. memset(ring->desc, 0, TX_RING_SIZE * sizeof(struct pas_dma_xct_descr));
  211. write_dma_reg(mac, PAS_DMA_TXCHAN_BASEL(chan_id),
  212. PAS_DMA_TXCHAN_BASEL_BRBL(ring->dma));
  213. val = PAS_DMA_TXCHAN_BASEU_BRBH(ring->dma >> 32);
  214. val |= PAS_DMA_TXCHAN_BASEU_SIZ(TX_RING_SIZE >> 2);
  215. write_dma_reg(mac, PAS_DMA_TXCHAN_BASEU(chan_id), val);
  216. write_dma_reg(mac, PAS_DMA_TXCHAN_CFG(chan_id),
  217. PAS_DMA_TXCHAN_CFG_TY_IFACE |
  218. PAS_DMA_TXCHAN_CFG_TATTR(mac->dma_if) |
  219. PAS_DMA_TXCHAN_CFG_UP |
  220. PAS_DMA_TXCHAN_CFG_WT(2));
  221. ring->next_to_use = 0;
  222. ring->next_to_clean = 0;
  223. snprintf(ring->irq_name, sizeof(ring->irq_name),
  224. "%s tx", dev->name);
  225. mac->tx = ring;
  226. return 0;
  227. out_desc:
  228. kfree(ring->desc_info);
  229. out_desc_info:
  230. kfree(ring);
  231. out_ring:
  232. return -ENOMEM;
  233. }
  234. static void pasemi_mac_free_tx_resources(struct net_device *dev)
  235. {
  236. struct pasemi_mac *mac = netdev_priv(dev);
  237. unsigned int i;
  238. struct pasemi_mac_buffer *info;
  239. struct pas_dma_xct_descr *dp;
  240. for (i = 0; i < TX_RING_SIZE; i++) {
  241. info = &TX_DESC_INFO(mac, i);
  242. dp = &TX_DESC(mac, i);
  243. if (info->dma) {
  244. if (info->skb) {
  245. pci_unmap_single(mac->dma_pdev,
  246. info->dma,
  247. info->skb->len,
  248. PCI_DMA_TODEVICE);
  249. dev_kfree_skb_any(info->skb);
  250. }
  251. info->dma = 0;
  252. info->skb = NULL;
  253. dp->mactx = 0;
  254. dp->ptr = 0;
  255. }
  256. }
  257. dma_free_coherent(&mac->dma_pdev->dev,
  258. TX_RING_SIZE * sizeof(struct pas_dma_xct_descr),
  259. mac->tx->desc, mac->tx->dma);
  260. kfree(mac->tx->desc_info);
  261. kfree(mac->tx);
  262. mac->tx = NULL;
  263. }
  264. static void pasemi_mac_free_rx_resources(struct net_device *dev)
  265. {
  266. struct pasemi_mac *mac = netdev_priv(dev);
  267. unsigned int i;
  268. struct pasemi_mac_buffer *info;
  269. struct pas_dma_xct_descr *dp;
  270. for (i = 0; i < RX_RING_SIZE; i++) {
  271. info = &RX_DESC_INFO(mac, i);
  272. dp = &RX_DESC(mac, i);
  273. if (info->skb) {
  274. if (info->dma) {
  275. pci_unmap_single(mac->dma_pdev,
  276. info->dma,
  277. info->skb->len,
  278. PCI_DMA_FROMDEVICE);
  279. dev_kfree_skb_any(info->skb);
  280. }
  281. info->dma = 0;
  282. info->skb = NULL;
  283. dp->macrx = 0;
  284. dp->ptr = 0;
  285. }
  286. }
  287. dma_free_coherent(&mac->dma_pdev->dev,
  288. RX_RING_SIZE * sizeof(struct pas_dma_xct_descr),
  289. mac->rx->desc, mac->rx->dma);
  290. dma_free_coherent(&mac->dma_pdev->dev, RX_RING_SIZE * sizeof(u64),
  291. mac->rx->buffers, mac->rx->buf_dma);
  292. kfree(mac->rx->desc_info);
  293. kfree(mac->rx);
  294. mac->rx = NULL;
  295. }
  296. static void pasemi_mac_replenish_rx_ring(struct net_device *dev)
  297. {
  298. struct pasemi_mac *mac = netdev_priv(dev);
  299. unsigned int i;
  300. int start = mac->rx->next_to_fill;
  301. unsigned int limit, count;
  302. limit = (mac->rx->next_to_clean + RX_RING_SIZE -
  303. mac->rx->next_to_fill) & (RX_RING_SIZE - 1);
  304. /* Check to see if we're doing first-time setup */
  305. if (unlikely(mac->rx->next_to_clean == 0 && mac->rx->next_to_fill == 0))
  306. limit = RX_RING_SIZE;
  307. if (limit <= 0)
  308. return;
  309. i = start;
  310. for (count = limit; count; count--) {
  311. struct pasemi_mac_buffer *info = &RX_DESC_INFO(mac, i);
  312. u64 *buff = &RX_BUFF(mac, i);
  313. struct sk_buff *skb;
  314. dma_addr_t dma;
  315. /* skb might still be in there for recycle on short receives */
  316. if (info->skb)
  317. skb = info->skb;
  318. else
  319. skb = dev_alloc_skb(BUF_SIZE);
  320. if (unlikely(!skb))
  321. break;
  322. dma = pci_map_single(mac->dma_pdev, skb->data, skb->len,
  323. PCI_DMA_FROMDEVICE);
  324. if (unlikely(dma_mapping_error(dma))) {
  325. dev_kfree_skb_irq(info->skb);
  326. break;
  327. }
  328. info->skb = skb;
  329. info->dma = dma;
  330. *buff = XCT_RXB_LEN(BUF_SIZE) | XCT_RXB_ADDR(dma);
  331. i++;
  332. }
  333. wmb();
  334. write_dma_reg(mac, PAS_DMA_RXCHAN_INCR(mac->dma_rxch), limit - count);
  335. write_dma_reg(mac, PAS_DMA_RXINT_INCR(mac->dma_if), limit - count);
  336. mac->rx->next_to_fill += limit - count;
  337. }
  338. static void pasemi_mac_restart_rx_intr(struct pasemi_mac *mac)
  339. {
  340. unsigned int reg, pcnt;
  341. /* Re-enable packet count interrupts: finally
  342. * ack the packet count interrupt we got in rx_intr.
  343. */
  344. pcnt = *mac->rx_status & PAS_STATUS_PCNT_M;
  345. reg = PAS_IOB_DMA_RXCH_RESET_PCNT(pcnt) | PAS_IOB_DMA_RXCH_RESET_PINTC;
  346. write_iob_reg(mac, PAS_IOB_DMA_RXCH_RESET(mac->dma_rxch), reg);
  347. }
  348. static void pasemi_mac_restart_tx_intr(struct pasemi_mac *mac)
  349. {
  350. unsigned int reg, pcnt;
  351. /* Re-enable packet count interrupts */
  352. pcnt = *mac->tx_status & PAS_STATUS_PCNT_M;
  353. reg = PAS_IOB_DMA_TXCH_RESET_PCNT(pcnt) | PAS_IOB_DMA_TXCH_RESET_PINTC;
  354. write_iob_reg(mac, PAS_IOB_DMA_TXCH_RESET(mac->dma_txch), reg);
  355. }
  356. static int pasemi_mac_clean_rx(struct pasemi_mac *mac, int limit)
  357. {
  358. unsigned int n;
  359. int count;
  360. struct pas_dma_xct_descr *dp;
  361. struct pasemi_mac_buffer *info;
  362. struct sk_buff *skb;
  363. unsigned int i, len;
  364. u64 macrx;
  365. dma_addr_t dma;
  366. spin_lock(&mac->rx->lock);
  367. n = mac->rx->next_to_clean;
  368. for (count = limit; count; count--) {
  369. rmb();
  370. dp = &RX_DESC(mac, n);
  371. macrx = dp->macrx;
  372. if (!(macrx & XCT_MACRX_O))
  373. break;
  374. info = NULL;
  375. /* We have to scan for our skb since there's no way
  376. * to back-map them from the descriptor, and if we
  377. * have several receive channels then they might not
  378. * show up in the same order as they were put on the
  379. * interface ring.
  380. */
  381. dma = (dp->ptr & XCT_PTR_ADDR_M);
  382. for (i = n; i < (n + RX_RING_SIZE); i++) {
  383. info = &RX_DESC_INFO(mac, i);
  384. if (info->dma == dma)
  385. break;
  386. }
  387. skb = info->skb;
  388. info->dma = 0;
  389. pci_unmap_single(mac->dma_pdev, dma, skb->len,
  390. PCI_DMA_FROMDEVICE);
  391. len = (macrx & XCT_MACRX_LLEN_M) >> XCT_MACRX_LLEN_S;
  392. if (len < 256) {
  393. struct sk_buff *new_skb =
  394. netdev_alloc_skb(mac->netdev, len + NET_IP_ALIGN);
  395. if (new_skb) {
  396. skb_reserve(new_skb, NET_IP_ALIGN);
  397. memcpy(new_skb->data, skb->data, len);
  398. /* save the skb in buffer_info as good */
  399. skb = new_skb;
  400. }
  401. /* else just continue with the old one */
  402. } else
  403. info->skb = NULL;
  404. skb_put(skb, len);
  405. skb->protocol = eth_type_trans(skb, mac->netdev);
  406. if ((macrx & XCT_MACRX_HTY_M) == XCT_MACRX_HTY_IPV4_OK) {
  407. skb->ip_summed = CHECKSUM_COMPLETE;
  408. skb->csum = (macrx & XCT_MACRX_CSUM_M) >>
  409. XCT_MACRX_CSUM_S;
  410. } else
  411. skb->ip_summed = CHECKSUM_NONE;
  412. mac->stats.rx_bytes += len;
  413. mac->stats.rx_packets++;
  414. netif_receive_skb(skb);
  415. dp->ptr = 0;
  416. dp->macrx = 0;
  417. n++;
  418. }
  419. mac->rx->next_to_clean += limit - count;
  420. pasemi_mac_replenish_rx_ring(mac->netdev);
  421. spin_unlock(&mac->rx->lock);
  422. return count;
  423. }
  424. static int pasemi_mac_clean_tx(struct pasemi_mac *mac)
  425. {
  426. int i;
  427. struct pasemi_mac_buffer *info;
  428. struct pas_dma_xct_descr *dp;
  429. int start, count;
  430. int flags;
  431. spin_lock_irqsave(&mac->tx->lock, flags);
  432. start = mac->tx->next_to_clean;
  433. count = 0;
  434. for (i = start; i < mac->tx->next_to_use; i++) {
  435. dp = &TX_DESC(mac, i);
  436. if (!dp || (dp->mactx & XCT_MACTX_O))
  437. break;
  438. count++;
  439. info = &TX_DESC_INFO(mac, i);
  440. pci_unmap_single(mac->dma_pdev, info->dma,
  441. info->skb->len, PCI_DMA_TODEVICE);
  442. dev_kfree_skb_irq(info->skb);
  443. info->skb = NULL;
  444. info->dma = 0;
  445. dp->mactx = 0;
  446. dp->ptr = 0;
  447. }
  448. mac->tx->next_to_clean += count;
  449. spin_unlock_irqrestore(&mac->tx->lock, flags);
  450. netif_wake_queue(mac->netdev);
  451. return count;
  452. }
  453. static irqreturn_t pasemi_mac_rx_intr(int irq, void *data)
  454. {
  455. struct net_device *dev = data;
  456. struct pasemi_mac *mac = netdev_priv(dev);
  457. unsigned int reg;
  458. if (!(*mac->rx_status & PAS_STATUS_CAUSE_M))
  459. return IRQ_NONE;
  460. if (*mac->rx_status & PAS_STATUS_ERROR)
  461. printk("rx_status reported error\n");
  462. /* Don't reset packet count so it won't fire again but clear
  463. * all others.
  464. */
  465. reg = 0;
  466. if (*mac->rx_status & PAS_STATUS_SOFT)
  467. reg |= PAS_IOB_DMA_RXCH_RESET_SINTC;
  468. if (*mac->rx_status & PAS_STATUS_ERROR)
  469. reg |= PAS_IOB_DMA_RXCH_RESET_DINTC;
  470. if (*mac->rx_status & PAS_STATUS_TIMER)
  471. reg |= PAS_IOB_DMA_RXCH_RESET_TINTC;
  472. netif_rx_schedule(dev, &mac->napi);
  473. write_iob_reg(mac, PAS_IOB_DMA_RXCH_RESET(mac->dma_rxch), reg);
  474. return IRQ_HANDLED;
  475. }
  476. static irqreturn_t pasemi_mac_tx_intr(int irq, void *data)
  477. {
  478. struct net_device *dev = data;
  479. struct pasemi_mac *mac = netdev_priv(dev);
  480. unsigned int reg, pcnt;
  481. if (!(*mac->tx_status & PAS_STATUS_CAUSE_M))
  482. return IRQ_NONE;
  483. pasemi_mac_clean_tx(mac);
  484. pcnt = *mac->tx_status & PAS_STATUS_PCNT_M;
  485. reg = PAS_IOB_DMA_TXCH_RESET_PCNT(pcnt) | PAS_IOB_DMA_TXCH_RESET_PINTC;
  486. if (*mac->tx_status & PAS_STATUS_SOFT)
  487. reg |= PAS_IOB_DMA_TXCH_RESET_SINTC;
  488. if (*mac->tx_status & PAS_STATUS_ERROR)
  489. reg |= PAS_IOB_DMA_TXCH_RESET_DINTC;
  490. write_iob_reg(mac, PAS_IOB_DMA_TXCH_RESET(mac->dma_txch), reg);
  491. return IRQ_HANDLED;
  492. }
  493. static void pasemi_adjust_link(struct net_device *dev)
  494. {
  495. struct pasemi_mac *mac = netdev_priv(dev);
  496. int msg;
  497. unsigned int flags;
  498. unsigned int new_flags;
  499. if (!mac->phydev->link) {
  500. /* If no link, MAC speed settings don't matter. Just report
  501. * link down and return.
  502. */
  503. if (mac->link && netif_msg_link(mac))
  504. printk(KERN_INFO "%s: Link is down.\n", dev->name);
  505. netif_carrier_off(dev);
  506. mac->link = 0;
  507. return;
  508. } else
  509. netif_carrier_on(dev);
  510. flags = read_mac_reg(mac, PAS_MAC_CFG_PCFG);
  511. new_flags = flags & ~(PAS_MAC_CFG_PCFG_HD | PAS_MAC_CFG_PCFG_SPD_M |
  512. PAS_MAC_CFG_PCFG_TSR_M);
  513. if (!mac->phydev->duplex)
  514. new_flags |= PAS_MAC_CFG_PCFG_HD;
  515. switch (mac->phydev->speed) {
  516. case 1000:
  517. new_flags |= PAS_MAC_CFG_PCFG_SPD_1G |
  518. PAS_MAC_CFG_PCFG_TSR_1G;
  519. break;
  520. case 100:
  521. new_flags |= PAS_MAC_CFG_PCFG_SPD_100M |
  522. PAS_MAC_CFG_PCFG_TSR_100M;
  523. break;
  524. case 10:
  525. new_flags |= PAS_MAC_CFG_PCFG_SPD_10M |
  526. PAS_MAC_CFG_PCFG_TSR_10M;
  527. break;
  528. default:
  529. printk("Unsupported speed %d\n", mac->phydev->speed);
  530. }
  531. /* Print on link or speed/duplex change */
  532. msg = mac->link != mac->phydev->link || flags != new_flags;
  533. mac->duplex = mac->phydev->duplex;
  534. mac->speed = mac->phydev->speed;
  535. mac->link = mac->phydev->link;
  536. if (new_flags != flags)
  537. write_mac_reg(mac, PAS_MAC_CFG_PCFG, new_flags);
  538. if (msg && netif_msg_link(mac))
  539. printk(KERN_INFO "%s: Link is up at %d Mbps, %s duplex.\n",
  540. dev->name, mac->speed, mac->duplex ? "full" : "half");
  541. }
  542. static int pasemi_mac_phy_init(struct net_device *dev)
  543. {
  544. struct pasemi_mac *mac = netdev_priv(dev);
  545. struct device_node *dn, *phy_dn;
  546. struct phy_device *phydev;
  547. unsigned int phy_id;
  548. const phandle *ph;
  549. const unsigned int *prop;
  550. struct resource r;
  551. int ret;
  552. dn = pci_device_to_OF_node(mac->pdev);
  553. ph = of_get_property(dn, "phy-handle", NULL);
  554. if (!ph)
  555. return -ENODEV;
  556. phy_dn = of_find_node_by_phandle(*ph);
  557. prop = of_get_property(phy_dn, "reg", NULL);
  558. ret = of_address_to_resource(phy_dn->parent, 0, &r);
  559. if (ret)
  560. goto err;
  561. phy_id = *prop;
  562. snprintf(mac->phy_id, BUS_ID_SIZE, PHY_ID_FMT, (int)r.start, phy_id);
  563. of_node_put(phy_dn);
  564. mac->link = 0;
  565. mac->speed = 0;
  566. mac->duplex = -1;
  567. phydev = phy_connect(dev, mac->phy_id, &pasemi_adjust_link, 0, PHY_INTERFACE_MODE_SGMII);
  568. if (IS_ERR(phydev)) {
  569. printk(KERN_ERR "%s: Could not attach to phy\n", dev->name);
  570. return PTR_ERR(phydev);
  571. }
  572. mac->phydev = phydev;
  573. return 0;
  574. err:
  575. of_node_put(phy_dn);
  576. return -ENODEV;
  577. }
  578. static int pasemi_mac_open(struct net_device *dev)
  579. {
  580. struct pasemi_mac *mac = netdev_priv(dev);
  581. int base_irq;
  582. unsigned int flags;
  583. int ret;
  584. /* enable rx section */
  585. write_dma_reg(mac, PAS_DMA_COM_RXCMD, PAS_DMA_COM_RXCMD_EN);
  586. /* enable tx section */
  587. write_dma_reg(mac, PAS_DMA_COM_TXCMD, PAS_DMA_COM_TXCMD_EN);
  588. flags = PAS_MAC_CFG_TXP_FCE | PAS_MAC_CFG_TXP_FPC(3) |
  589. PAS_MAC_CFG_TXP_SL(3) | PAS_MAC_CFG_TXP_COB(0xf) |
  590. PAS_MAC_CFG_TXP_TIFT(8) | PAS_MAC_CFG_TXP_TIFG(12);
  591. write_mac_reg(mac, PAS_MAC_CFG_TXP, flags);
  592. flags = PAS_MAC_CFG_PCFG_S1 | PAS_MAC_CFG_PCFG_PE |
  593. PAS_MAC_CFG_PCFG_PR | PAS_MAC_CFG_PCFG_CE;
  594. flags |= PAS_MAC_CFG_PCFG_TSR_1G | PAS_MAC_CFG_PCFG_SPD_1G;
  595. write_iob_reg(mac, PAS_IOB_DMA_RXCH_CFG(mac->dma_rxch),
  596. PAS_IOB_DMA_RXCH_CFG_CNTTH(0));
  597. write_iob_reg(mac, PAS_IOB_DMA_TXCH_CFG(mac->dma_txch),
  598. PAS_IOB_DMA_TXCH_CFG_CNTTH(32));
  599. /* Clear out any residual packet count state from firmware */
  600. pasemi_mac_restart_rx_intr(mac);
  601. pasemi_mac_restart_tx_intr(mac);
  602. /* 0xffffff is max value, about 16ms */
  603. write_iob_reg(mac, PAS_IOB_DMA_COM_TIMEOUTCFG,
  604. PAS_IOB_DMA_COM_TIMEOUTCFG_TCNT(0xffffff));
  605. write_mac_reg(mac, PAS_MAC_CFG_PCFG, flags);
  606. ret = pasemi_mac_setup_rx_resources(dev);
  607. if (ret)
  608. goto out_rx_resources;
  609. ret = pasemi_mac_setup_tx_resources(dev);
  610. if (ret)
  611. goto out_tx_resources;
  612. write_mac_reg(mac, PAS_MAC_IPC_CHNL,
  613. PAS_MAC_IPC_CHNL_DCHNO(mac->dma_rxch) |
  614. PAS_MAC_IPC_CHNL_BCH(mac->dma_rxch));
  615. /* enable rx if */
  616. write_dma_reg(mac, PAS_DMA_RXINT_RCMDSTA(mac->dma_if),
  617. PAS_DMA_RXINT_RCMDSTA_EN);
  618. /* enable rx channel */
  619. write_dma_reg(mac, PAS_DMA_RXCHAN_CCMDSTA(mac->dma_rxch),
  620. PAS_DMA_RXCHAN_CCMDSTA_EN |
  621. PAS_DMA_RXCHAN_CCMDSTA_DU);
  622. /* enable tx channel */
  623. write_dma_reg(mac, PAS_DMA_TXCHAN_TCMDSTA(mac->dma_txch),
  624. PAS_DMA_TXCHAN_TCMDSTA_EN);
  625. pasemi_mac_replenish_rx_ring(dev);
  626. ret = pasemi_mac_phy_init(dev);
  627. /* Some configs don't have PHYs (XAUI etc), so don't complain about
  628. * failed init due to -ENODEV.
  629. */
  630. if (ret && ret != -ENODEV)
  631. dev_warn(&mac->pdev->dev, "phy init failed: %d\n", ret);
  632. netif_start_queue(dev);
  633. napi_enable(&mac->napi);
  634. /* Interrupts are a bit different for our DMA controller: While
  635. * it's got one a regular PCI device header, the interrupt there
  636. * is really the base of the range it's using. Each tx and rx
  637. * channel has it's own interrupt source.
  638. */
  639. base_irq = virq_to_hw(mac->dma_pdev->irq);
  640. mac->tx_irq = irq_create_mapping(NULL, base_irq + mac->dma_txch);
  641. mac->rx_irq = irq_create_mapping(NULL, base_irq + 20 + mac->dma_txch);
  642. ret = request_irq(mac->tx_irq, &pasemi_mac_tx_intr, IRQF_DISABLED,
  643. mac->tx->irq_name, dev);
  644. if (ret) {
  645. dev_err(&mac->pdev->dev, "request_irq of irq %d failed: %d\n",
  646. base_irq + mac->dma_txch, ret);
  647. goto out_tx_int;
  648. }
  649. ret = request_irq(mac->rx_irq, &pasemi_mac_rx_intr, IRQF_DISABLED,
  650. mac->rx->irq_name, dev);
  651. if (ret) {
  652. dev_err(&mac->pdev->dev, "request_irq of irq %d failed: %d\n",
  653. base_irq + 20 + mac->dma_rxch, ret);
  654. goto out_rx_int;
  655. }
  656. if (mac->phydev)
  657. phy_start(mac->phydev);
  658. return 0;
  659. out_rx_int:
  660. free_irq(mac->tx_irq, dev);
  661. out_tx_int:
  662. napi_disable(&mac->napi);
  663. netif_stop_queue(dev);
  664. pasemi_mac_free_tx_resources(dev);
  665. out_tx_resources:
  666. pasemi_mac_free_rx_resources(dev);
  667. out_rx_resources:
  668. return ret;
  669. }
  670. #define MAX_RETRIES 5000
  671. static int pasemi_mac_close(struct net_device *dev)
  672. {
  673. struct pasemi_mac *mac = netdev_priv(dev);
  674. unsigned int stat;
  675. int retries;
  676. if (mac->phydev) {
  677. phy_stop(mac->phydev);
  678. phy_disconnect(mac->phydev);
  679. }
  680. netif_stop_queue(dev);
  681. napi_disable(&mac->napi);
  682. /* Clean out any pending buffers */
  683. pasemi_mac_clean_tx(mac);
  684. pasemi_mac_clean_rx(mac, RX_RING_SIZE);
  685. /* Disable interface */
  686. write_dma_reg(mac, PAS_DMA_TXCHAN_TCMDSTA(mac->dma_txch), PAS_DMA_TXCHAN_TCMDSTA_ST);
  687. write_dma_reg(mac, PAS_DMA_RXINT_RCMDSTA(mac->dma_if), PAS_DMA_RXINT_RCMDSTA_ST);
  688. write_dma_reg(mac, PAS_DMA_RXCHAN_CCMDSTA(mac->dma_rxch), PAS_DMA_RXCHAN_CCMDSTA_ST);
  689. for (retries = 0; retries < MAX_RETRIES; retries++) {
  690. stat = read_dma_reg(mac, PAS_DMA_TXCHAN_TCMDSTA(mac->dma_txch));
  691. if (!(stat & PAS_DMA_TXCHAN_TCMDSTA_ACT))
  692. break;
  693. cond_resched();
  694. }
  695. if (stat & PAS_DMA_TXCHAN_TCMDSTA_ACT)
  696. dev_err(&mac->dma_pdev->dev, "Failed to stop tx channel\n");
  697. for (retries = 0; retries < MAX_RETRIES; retries++) {
  698. stat = read_dma_reg(mac, PAS_DMA_RXCHAN_CCMDSTA(mac->dma_rxch));
  699. if (!(stat & PAS_DMA_RXCHAN_CCMDSTA_ACT))
  700. break;
  701. cond_resched();
  702. }
  703. if (stat & PAS_DMA_RXCHAN_CCMDSTA_ACT)
  704. dev_err(&mac->dma_pdev->dev, "Failed to stop rx channel\n");
  705. for (retries = 0; retries < MAX_RETRIES; retries++) {
  706. stat = read_dma_reg(mac, PAS_DMA_RXINT_RCMDSTA(mac->dma_if));
  707. if (!(stat & PAS_DMA_RXINT_RCMDSTA_ACT))
  708. break;
  709. cond_resched();
  710. }
  711. if (stat & PAS_DMA_RXINT_RCMDSTA_ACT)
  712. dev_err(&mac->dma_pdev->dev, "Failed to stop rx interface\n");
  713. /* Then, disable the channel. This must be done separately from
  714. * stopping, since you can't disable when active.
  715. */
  716. write_dma_reg(mac, PAS_DMA_TXCHAN_TCMDSTA(mac->dma_txch), 0);
  717. write_dma_reg(mac, PAS_DMA_RXCHAN_CCMDSTA(mac->dma_rxch), 0);
  718. write_dma_reg(mac, PAS_DMA_RXINT_RCMDSTA(mac->dma_if), 0);
  719. free_irq(mac->tx_irq, dev);
  720. free_irq(mac->rx_irq, dev);
  721. /* Free resources */
  722. pasemi_mac_free_rx_resources(dev);
  723. pasemi_mac_free_tx_resources(dev);
  724. return 0;
  725. }
  726. static int pasemi_mac_start_tx(struct sk_buff *skb, struct net_device *dev)
  727. {
  728. struct pasemi_mac *mac = netdev_priv(dev);
  729. struct pasemi_mac_txring *txring;
  730. struct pasemi_mac_buffer *info;
  731. struct pas_dma_xct_descr *dp;
  732. u64 dflags;
  733. dma_addr_t map;
  734. int flags;
  735. dflags = XCT_MACTX_O | XCT_MACTX_ST | XCT_MACTX_SS | XCT_MACTX_CRC_PAD;
  736. if (skb->ip_summed == CHECKSUM_PARTIAL) {
  737. const unsigned char *nh = skb_network_header(skb);
  738. switch (ip_hdr(skb)->protocol) {
  739. case IPPROTO_TCP:
  740. dflags |= XCT_MACTX_CSUM_TCP;
  741. dflags |= XCT_MACTX_IPH(skb_network_header_len(skb) >> 2);
  742. dflags |= XCT_MACTX_IPO(nh - skb->data);
  743. break;
  744. case IPPROTO_UDP:
  745. dflags |= XCT_MACTX_CSUM_UDP;
  746. dflags |= XCT_MACTX_IPH(skb_network_header_len(skb) >> 2);
  747. dflags |= XCT_MACTX_IPO(nh - skb->data);
  748. break;
  749. }
  750. }
  751. map = pci_map_single(mac->dma_pdev, skb->data, skb->len, PCI_DMA_TODEVICE);
  752. if (dma_mapping_error(map))
  753. return NETDEV_TX_BUSY;
  754. txring = mac->tx;
  755. spin_lock_irqsave(&txring->lock, flags);
  756. if (txring->next_to_clean - txring->next_to_use == TX_RING_SIZE) {
  757. spin_unlock_irqrestore(&txring->lock, flags);
  758. pasemi_mac_clean_tx(mac);
  759. pasemi_mac_restart_tx_intr(mac);
  760. spin_lock_irqsave(&txring->lock, flags);
  761. if (txring->next_to_clean - txring->next_to_use ==
  762. TX_RING_SIZE) {
  763. /* Still no room -- stop the queue and wait for tx
  764. * intr when there's room.
  765. */
  766. netif_stop_queue(dev);
  767. goto out_err;
  768. }
  769. }
  770. dp = &TX_DESC(mac, txring->next_to_use);
  771. info = &TX_DESC_INFO(mac, txring->next_to_use);
  772. dp->mactx = dflags | XCT_MACTX_LLEN(skb->len);
  773. dp->ptr = XCT_PTR_LEN(skb->len) | XCT_PTR_ADDR(map);
  774. info->dma = map;
  775. info->skb = skb;
  776. txring->next_to_use++;
  777. mac->stats.tx_packets++;
  778. mac->stats.tx_bytes += skb->len;
  779. spin_unlock_irqrestore(&txring->lock, flags);
  780. write_dma_reg(mac, PAS_DMA_TXCHAN_INCR(mac->dma_txch), 1);
  781. return NETDEV_TX_OK;
  782. out_err:
  783. spin_unlock_irqrestore(&txring->lock, flags);
  784. pci_unmap_single(mac->dma_pdev, map, skb->len, PCI_DMA_TODEVICE);
  785. return NETDEV_TX_BUSY;
  786. }
  787. static struct net_device_stats *pasemi_mac_get_stats(struct net_device *dev)
  788. {
  789. struct pasemi_mac *mac = netdev_priv(dev);
  790. return &mac->stats;
  791. }
  792. static void pasemi_mac_set_rx_mode(struct net_device *dev)
  793. {
  794. struct pasemi_mac *mac = netdev_priv(dev);
  795. unsigned int flags;
  796. flags = read_mac_reg(mac, PAS_MAC_CFG_PCFG);
  797. /* Set promiscuous */
  798. if (dev->flags & IFF_PROMISC)
  799. flags |= PAS_MAC_CFG_PCFG_PR;
  800. else
  801. flags &= ~PAS_MAC_CFG_PCFG_PR;
  802. write_mac_reg(mac, PAS_MAC_CFG_PCFG, flags);
  803. }
  804. static int pasemi_mac_poll(struct napi_struct *napi, int budget)
  805. {
  806. struct pasemi_mac *mac = container_of(napi, struct pasemi_mac, napi);
  807. struct net_device *dev = mac->netdev;
  808. int pkts;
  809. pkts = pasemi_mac_clean_rx(mac, budget);
  810. if (pkts < budget) {
  811. /* all done, no more packets present */
  812. netif_rx_complete(dev, napi);
  813. pasemi_mac_restart_rx_intr(mac);
  814. }
  815. return pkts;
  816. }
  817. static void __iomem * __devinit map_onedev(struct pci_dev *p, int index)
  818. {
  819. struct device_node *dn;
  820. void __iomem *ret;
  821. dn = pci_device_to_OF_node(p);
  822. if (!dn)
  823. goto fallback;
  824. ret = of_iomap(dn, index);
  825. if (!ret)
  826. goto fallback;
  827. return ret;
  828. fallback:
  829. /* This is hardcoded and ugly, but we have some firmware versions
  830. * that don't provide the register space in the device tree. Luckily
  831. * they are at well-known locations so we can just do the math here.
  832. */
  833. return ioremap(0xe0000000 + (p->devfn << 12), 0x2000);
  834. }
  835. static int __devinit pasemi_mac_map_regs(struct pasemi_mac *mac)
  836. {
  837. struct resource res;
  838. struct device_node *dn;
  839. int err;
  840. mac->dma_pdev = pci_get_device(PCI_VENDOR_ID_PASEMI, 0xa007, NULL);
  841. if (!mac->dma_pdev) {
  842. dev_err(&mac->pdev->dev, "Can't find DMA Controller\n");
  843. return -ENODEV;
  844. }
  845. mac->iob_pdev = pci_get_device(PCI_VENDOR_ID_PASEMI, 0xa001, NULL);
  846. if (!mac->iob_pdev) {
  847. dev_err(&mac->pdev->dev, "Can't find I/O Bridge\n");
  848. return -ENODEV;
  849. }
  850. mac->regs = map_onedev(mac->pdev, 0);
  851. mac->dma_regs = map_onedev(mac->dma_pdev, 0);
  852. mac->iob_regs = map_onedev(mac->iob_pdev, 0);
  853. if (!mac->regs || !mac->dma_regs || !mac->iob_regs) {
  854. dev_err(&mac->pdev->dev, "Can't map registers\n");
  855. return -ENODEV;
  856. }
  857. /* The dma status structure is located in the I/O bridge, and
  858. * is cache coherent.
  859. */
  860. if (!dma_status) {
  861. dn = pci_device_to_OF_node(mac->iob_pdev);
  862. if (dn)
  863. err = of_address_to_resource(dn, 1, &res);
  864. if (!dn || err) {
  865. /* Fallback for old firmware */
  866. res.start = 0xfd800000;
  867. res.end = res.start + 0x1000;
  868. }
  869. dma_status = __ioremap(res.start, res.end-res.start, 0);
  870. }
  871. return 0;
  872. }
  873. static int __devinit
  874. pasemi_mac_probe(struct pci_dev *pdev, const struct pci_device_id *ent)
  875. {
  876. static int index = 0;
  877. struct net_device *dev;
  878. struct pasemi_mac *mac;
  879. int err;
  880. err = pci_enable_device(pdev);
  881. if (err)
  882. return err;
  883. dev = alloc_etherdev(sizeof(struct pasemi_mac));
  884. if (dev == NULL) {
  885. dev_err(&pdev->dev,
  886. "pasemi_mac: Could not allocate ethernet device.\n");
  887. err = -ENOMEM;
  888. goto out_disable_device;
  889. }
  890. SET_MODULE_OWNER(dev);
  891. pci_set_drvdata(pdev, dev);
  892. SET_NETDEV_DEV(dev, &pdev->dev);
  893. mac = netdev_priv(dev);
  894. mac->pdev = pdev;
  895. mac->netdev = dev;
  896. netif_napi_add(dev, &mac->napi, pasemi_mac_poll, 64);
  897. dev->features = NETIF_F_HW_CSUM;
  898. /* These should come out of the device tree eventually */
  899. mac->dma_txch = index;
  900. mac->dma_rxch = index;
  901. /* We probe GMAC before XAUI, but the DMA interfaces are
  902. * in XAUI, GMAC order.
  903. */
  904. if (index < 4)
  905. mac->dma_if = index + 2;
  906. else
  907. mac->dma_if = index - 4;
  908. index++;
  909. switch (pdev->device) {
  910. case 0xa005:
  911. mac->type = MAC_TYPE_GMAC;
  912. break;
  913. case 0xa006:
  914. mac->type = MAC_TYPE_XAUI;
  915. break;
  916. default:
  917. err = -ENODEV;
  918. goto out;
  919. }
  920. /* get mac addr from device tree */
  921. if (pasemi_get_mac_addr(mac) || !is_valid_ether_addr(mac->mac_addr)) {
  922. err = -ENODEV;
  923. goto out;
  924. }
  925. memcpy(dev->dev_addr, mac->mac_addr, sizeof(mac->mac_addr));
  926. dev->open = pasemi_mac_open;
  927. dev->stop = pasemi_mac_close;
  928. dev->hard_start_xmit = pasemi_mac_start_tx;
  929. dev->get_stats = pasemi_mac_get_stats;
  930. dev->set_multicast_list = pasemi_mac_set_rx_mode;
  931. err = pasemi_mac_map_regs(mac);
  932. if (err)
  933. goto out;
  934. mac->rx_status = &dma_status->rx_sta[mac->dma_rxch];
  935. mac->tx_status = &dma_status->tx_sta[mac->dma_txch];
  936. mac->msg_enable = netif_msg_init(debug, DEFAULT_MSG_ENABLE);
  937. /* Enable most messages by default */
  938. mac->msg_enable = (NETIF_MSG_IFUP << 1 ) - 1;
  939. err = register_netdev(dev);
  940. if (err) {
  941. dev_err(&mac->pdev->dev, "register_netdev failed with error %d\n",
  942. err);
  943. goto out;
  944. } else
  945. printk(KERN_INFO "%s: PA Semi %s: intf %d, txch %d, rxch %d, "
  946. "hw addr %02x:%02x:%02x:%02x:%02x:%02x\n",
  947. dev->name, mac->type == MAC_TYPE_GMAC ? "GMAC" : "XAUI",
  948. mac->dma_if, mac->dma_txch, mac->dma_rxch,
  949. dev->dev_addr[0], dev->dev_addr[1], dev->dev_addr[2],
  950. dev->dev_addr[3], dev->dev_addr[4], dev->dev_addr[5]);
  951. return err;
  952. out:
  953. if (mac->iob_pdev)
  954. pci_dev_put(mac->iob_pdev);
  955. if (mac->dma_pdev)
  956. pci_dev_put(mac->dma_pdev);
  957. if (mac->dma_regs)
  958. iounmap(mac->dma_regs);
  959. if (mac->iob_regs)
  960. iounmap(mac->iob_regs);
  961. if (mac->regs)
  962. iounmap(mac->regs);
  963. free_netdev(dev);
  964. out_disable_device:
  965. pci_disable_device(pdev);
  966. return err;
  967. }
  968. static void __devexit pasemi_mac_remove(struct pci_dev *pdev)
  969. {
  970. struct net_device *netdev = pci_get_drvdata(pdev);
  971. struct pasemi_mac *mac;
  972. if (!netdev)
  973. return;
  974. mac = netdev_priv(netdev);
  975. unregister_netdev(netdev);
  976. pci_disable_device(pdev);
  977. pci_dev_put(mac->dma_pdev);
  978. pci_dev_put(mac->iob_pdev);
  979. iounmap(mac->regs);
  980. iounmap(mac->dma_regs);
  981. iounmap(mac->iob_regs);
  982. pci_set_drvdata(pdev, NULL);
  983. free_netdev(netdev);
  984. }
  985. static struct pci_device_id pasemi_mac_pci_tbl[] = {
  986. { PCI_DEVICE(PCI_VENDOR_ID_PASEMI, 0xa005) },
  987. { PCI_DEVICE(PCI_VENDOR_ID_PASEMI, 0xa006) },
  988. { },
  989. };
  990. MODULE_DEVICE_TABLE(pci, pasemi_mac_pci_tbl);
  991. static struct pci_driver pasemi_mac_driver = {
  992. .name = "pasemi_mac",
  993. .id_table = pasemi_mac_pci_tbl,
  994. .probe = pasemi_mac_probe,
  995. .remove = __devexit_p(pasemi_mac_remove),
  996. };
  997. static void __exit pasemi_mac_cleanup_module(void)
  998. {
  999. pci_unregister_driver(&pasemi_mac_driver);
  1000. __iounmap(dma_status);
  1001. dma_status = NULL;
  1002. }
  1003. int pasemi_mac_init_module(void)
  1004. {
  1005. return pci_register_driver(&pasemi_mac_driver);
  1006. }
  1007. module_init(pasemi_mac_init_module);
  1008. module_exit(pasemi_mac_cleanup_module);