iwl-agn.c 93 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313314315316317318319320321322323324325326327328329330331332333334335336337338339340341342343344345346347348349350351352353354355356357358359360361362363364365366367368369370371372373374375376377378379380381382383384385386387388389390391392393394395396397398399400401402403404405406407408409410411412413414415416417418419420421422423424425426427428429430431432433434435436437438439440441442443444445446447448449450451452453454455456457458459460461462463464465466467468469470471472473474475476477478479480481482483484485486487488489490491492493494495496497498499500501502503504505506507508509510511512513514515516517518519520521522523524525526527528529530531532533534535536537538539540541542543544545546547548549550551552553554555556557558559560561562563564565566567568569570571572573574575576577578579580581582583584585586587588589590591592593594595596597598599600601602603604605606607608609610611612613614615616617618619620621622623624625626627628629630631632633634635636637638639640641642643644645646647648649650651652653654655656657658659660661662663664665666667668669670671672673674675676677678679680681682683684685686687688689690691692693694695696697698699700701702703704705706707708709710711712713714715716717718719720721722723724725726727728729730731732733734735736737738739740741742743744745746747748749750751752753754755756757758759760761762763764765766767768769770771772773774775776777778779780781782783784785786787788789790791792793794795796797798799800801802803804805806807808809810811812813814815816817818819820821822823824825826827828829830831832833834835836837838839840841842843844845846847848849850851852853854855856857858859860861862863864865866867868869870871872873874875876877878879880881882883884885886887888889890891892893894895896897898899900901902903904905906907908909910911912913914915916917918919920921922923924925926927928929930931932933934935936937938939940941942943944945946947948949950951952953954955956957958959960961962963964965966967968969970971972973974975976977978979980981982983984985986987988989990991992993994995996997998999100010011002100310041005100610071008100910101011101210131014101510161017101810191020102110221023102410251026102710281029103010311032103310341035103610371038103910401041104210431044104510461047104810491050105110521053105410551056105710581059106010611062106310641065106610671068106910701071107210731074107510761077107810791080108110821083108410851086108710881089109010911092109310941095109610971098109911001101110211031104110511061107110811091110111111121113111411151116111711181119112011211122112311241125112611271128112911301131113211331134113511361137113811391140114111421143114411451146114711481149115011511152115311541155115611571158115911601161116211631164116511661167116811691170117111721173117411751176117711781179118011811182118311841185118611871188118911901191119211931194119511961197119811991200120112021203120412051206120712081209121012111212121312141215121612171218121912201221122212231224122512261227122812291230123112321233123412351236123712381239124012411242124312441245124612471248124912501251125212531254125512561257125812591260126112621263126412651266126712681269127012711272127312741275127612771278127912801281128212831284128512861287128812891290129112921293129412951296129712981299130013011302130313041305130613071308130913101311131213131314131513161317131813191320132113221323132413251326132713281329133013311332133313341335133613371338133913401341134213431344134513461347134813491350135113521353135413551356135713581359136013611362136313641365136613671368136913701371137213731374137513761377137813791380138113821383138413851386138713881389139013911392139313941395139613971398139914001401140214031404140514061407140814091410141114121413141414151416141714181419142014211422142314241425142614271428142914301431143214331434143514361437143814391440144114421443144414451446144714481449145014511452145314541455145614571458145914601461146214631464146514661467146814691470147114721473147414751476147714781479148014811482148314841485148614871488148914901491149214931494149514961497149814991500150115021503150415051506150715081509151015111512151315141515151615171518151915201521152215231524152515261527152815291530153115321533153415351536153715381539154015411542154315441545154615471548154915501551155215531554155515561557155815591560156115621563156415651566156715681569157015711572157315741575157615771578157915801581158215831584158515861587158815891590159115921593159415951596159715981599160016011602160316041605160616071608160916101611161216131614161516161617161816191620162116221623162416251626162716281629163016311632163316341635163616371638163916401641164216431644164516461647164816491650165116521653165416551656165716581659166016611662166316641665166616671668166916701671167216731674167516761677167816791680168116821683168416851686168716881689169016911692169316941695169616971698169917001701170217031704170517061707170817091710171117121713171417151716171717181719172017211722172317241725172617271728172917301731173217331734173517361737173817391740174117421743174417451746174717481749175017511752175317541755175617571758175917601761176217631764176517661767176817691770177117721773177417751776177717781779178017811782178317841785178617871788178917901791179217931794179517961797179817991800180118021803180418051806180718081809181018111812181318141815181618171818181918201821182218231824182518261827182818291830183118321833183418351836183718381839184018411842184318441845184618471848184918501851185218531854185518561857185818591860186118621863186418651866186718681869187018711872187318741875187618771878187918801881188218831884188518861887188818891890189118921893189418951896189718981899190019011902190319041905190619071908190919101911191219131914191519161917191819191920192119221923192419251926192719281929193019311932193319341935193619371938193919401941194219431944194519461947194819491950195119521953195419551956195719581959196019611962196319641965196619671968196919701971197219731974197519761977197819791980198119821983198419851986198719881989199019911992199319941995199619971998199920002001200220032004200520062007200820092010201120122013201420152016201720182019202020212022202320242025202620272028202920302031203220332034203520362037203820392040204120422043204420452046204720482049205020512052205320542055205620572058205920602061206220632064206520662067206820692070207120722073207420752076207720782079208020812082208320842085208620872088208920902091209220932094209520962097209820992100210121022103210421052106210721082109211021112112211321142115211621172118211921202121212221232124212521262127212821292130213121322133213421352136213721382139214021412142214321442145214621472148214921502151215221532154215521562157215821592160216121622163216421652166216721682169217021712172217321742175217621772178217921802181218221832184218521862187218821892190219121922193219421952196219721982199220022012202220322042205220622072208220922102211221222132214221522162217221822192220222122222223222422252226222722282229223022312232223322342235223622372238223922402241224222432244224522462247224822492250225122522253225422552256225722582259226022612262226322642265226622672268226922702271227222732274227522762277227822792280228122822283228422852286228722882289229022912292229322942295229622972298229923002301230223032304230523062307230823092310231123122313231423152316231723182319232023212322232323242325232623272328232923302331233223332334233523362337233823392340234123422343234423452346234723482349235023512352235323542355235623572358235923602361236223632364236523662367236823692370237123722373237423752376237723782379238023812382238323842385238623872388238923902391239223932394239523962397239823992400240124022403240424052406240724082409241024112412241324142415241624172418241924202421242224232424242524262427242824292430243124322433243424352436243724382439244024412442244324442445244624472448244924502451245224532454245524562457245824592460246124622463246424652466246724682469247024712472247324742475247624772478247924802481248224832484248524862487248824892490249124922493249424952496249724982499250025012502250325042505250625072508250925102511251225132514251525162517251825192520252125222523252425252526252725282529253025312532253325342535253625372538253925402541254225432544254525462547254825492550255125522553255425552556255725582559256025612562256325642565256625672568256925702571257225732574257525762577257825792580258125822583258425852586258725882589259025912592259325942595259625972598259926002601260226032604260526062607260826092610261126122613261426152616261726182619262026212622262326242625262626272628262926302631263226332634263526362637263826392640264126422643264426452646264726482649265026512652265326542655265626572658265926602661266226632664266526662667266826692670267126722673267426752676267726782679268026812682268326842685268626872688268926902691269226932694269526962697269826992700270127022703270427052706270727082709271027112712271327142715271627172718271927202721272227232724272527262727272827292730273127322733273427352736273727382739274027412742274327442745274627472748274927502751275227532754275527562757275827592760276127622763276427652766276727682769277027712772277327742775277627772778277927802781278227832784278527862787278827892790279127922793279427952796279727982799280028012802280328042805280628072808280928102811281228132814281528162817281828192820282128222823282428252826282728282829283028312832283328342835283628372838283928402841284228432844284528462847284828492850285128522853285428552856285728582859286028612862286328642865286628672868286928702871287228732874287528762877287828792880288128822883288428852886288728882889289028912892289328942895289628972898289929002901290229032904290529062907290829092910291129122913291429152916291729182919292029212922292329242925292629272928292929302931293229332934293529362937293829392940294129422943294429452946294729482949295029512952295329542955295629572958295929602961296229632964296529662967296829692970297129722973297429752976297729782979298029812982298329842985298629872988298929902991299229932994299529962997299829993000300130023003300430053006300730083009301030113012301330143015301630173018301930203021302230233024302530263027302830293030303130323033303430353036303730383039304030413042304330443045304630473048304930503051305230533054305530563057305830593060306130623063306430653066306730683069307030713072307330743075307630773078307930803081308230833084308530863087308830893090309130923093309430953096309730983099310031013102310331043105310631073108310931103111311231133114311531163117311831193120312131223123312431253126312731283129313031313132313331343135313631373138313931403141314231433144314531463147314831493150315131523153315431553156315731583159316031613162316331643165316631673168316931703171317231733174317531763177317831793180318131823183318431853186318731883189319031913192319331943195319631973198319932003201320232033204320532063207320832093210321132123213321432153216321732183219322032213222322332243225322632273228322932303231323232333234323532363237323832393240324132423243324432453246324732483249325032513252325332543255325632573258325932603261326232633264326532663267326832693270327132723273327432753276327732783279328032813282328332843285328632873288328932903291329232933294329532963297329832993300330133023303330433053306330733083309331033113312331333143315331633173318331933203321332233233324332533263327332833293330333133323333333433353336333733383339334033413342334333443345334633473348334933503351335233533354335533563357335833593360336133623363336433653366336733683369337033713372337333743375337633773378337933803381338233833384338533863387338833893390339133923393339433953396339733983399340034013402340334043405340634073408340934103411341234133414341534163417341834193420342134223423
  1. /******************************************************************************
  2. *
  3. * Copyright(c) 2003 - 2009 Intel Corporation. All rights reserved.
  4. *
  5. * Portions of this file are derived from the ipw3945 project, as well
  6. * as portions of the ieee80211 subsystem header files.
  7. *
  8. * This program is free software; you can redistribute it and/or modify it
  9. * under the terms of version 2 of the GNU General Public License as
  10. * published by the Free Software Foundation.
  11. *
  12. * This program is distributed in the hope that it will be useful, but WITHOUT
  13. * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
  14. * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for
  15. * more details.
  16. *
  17. * You should have received a copy of the GNU General Public License along with
  18. * this program; if not, write to the Free Software Foundation, Inc.,
  19. * 51 Franklin Street, Fifth Floor, Boston, MA 02110, USA
  20. *
  21. * The full GNU General Public License is included in this distribution in the
  22. * file called LICENSE.
  23. *
  24. * Contact Information:
  25. * Intel Linux Wireless <ilw@linux.intel.com>
  26. * Intel Corporation, 5200 N.E. Elam Young Parkway, Hillsboro, OR 97124-6497
  27. *
  28. *****************************************************************************/
  29. #include <linux/kernel.h>
  30. #include <linux/module.h>
  31. #include <linux/init.h>
  32. #include <linux/pci.h>
  33. #include <linux/dma-mapping.h>
  34. #include <linux/delay.h>
  35. #include <linux/skbuff.h>
  36. #include <linux/netdevice.h>
  37. #include <linux/wireless.h>
  38. #include <linux/firmware.h>
  39. #include <linux/etherdevice.h>
  40. #include <linux/if_arp.h>
  41. #include <net/mac80211.h>
  42. #include <asm/div64.h>
  43. #define DRV_NAME "iwlagn"
  44. #include "iwl-eeprom.h"
  45. #include "iwl-dev.h"
  46. #include "iwl-core.h"
  47. #include "iwl-io.h"
  48. #include "iwl-helpers.h"
  49. #include "iwl-sta.h"
  50. #include "iwl-calib.h"
  51. /******************************************************************************
  52. *
  53. * module boiler plate
  54. *
  55. ******************************************************************************/
  56. /*
  57. * module name, copyright, version, etc.
  58. */
  59. #define DRV_DESCRIPTION "Intel(R) Wireless WiFi Link AGN driver for Linux"
  60. #ifdef CONFIG_IWLWIFI_DEBUG
  61. #define VD "d"
  62. #else
  63. #define VD
  64. #endif
  65. #ifdef CONFIG_IWLWIFI_SPECTRUM_MEASUREMENT
  66. #define VS "s"
  67. #else
  68. #define VS
  69. #endif
  70. #define DRV_VERSION IWLWIFI_VERSION VD VS
  71. MODULE_DESCRIPTION(DRV_DESCRIPTION);
  72. MODULE_VERSION(DRV_VERSION);
  73. MODULE_AUTHOR(DRV_COPYRIGHT " " DRV_AUTHOR);
  74. MODULE_LICENSE("GPL");
  75. MODULE_ALIAS("iwl4965");
  76. /*************** STATION TABLE MANAGEMENT ****
  77. * mac80211 should be examined to determine if sta_info is duplicating
  78. * the functionality provided here
  79. */
  80. /**************************************************************/
  81. /**
  82. * iwl_commit_rxon - commit staging_rxon to hardware
  83. *
  84. * The RXON command in staging_rxon is committed to the hardware and
  85. * the active_rxon structure is updated with the new data. This
  86. * function correctly transitions out of the RXON_ASSOC_MSK state if
  87. * a HW tune is required based on the RXON structure changes.
  88. */
  89. int iwl_commit_rxon(struct iwl_priv *priv)
  90. {
  91. /* cast away the const for active_rxon in this function */
  92. struct iwl_rxon_cmd *active_rxon = (void *)&priv->active_rxon;
  93. int ret;
  94. bool new_assoc =
  95. !!(priv->staging_rxon.filter_flags & RXON_FILTER_ASSOC_MSK);
  96. if (!iwl_is_alive(priv))
  97. return -EBUSY;
  98. /* always get timestamp with Rx frame */
  99. priv->staging_rxon.flags |= RXON_FLG_TSF2HOST_MSK;
  100. /* allow CTS-to-self if possible. this is relevant only for
  101. * 5000, but will not damage 4965 */
  102. priv->staging_rxon.flags |= RXON_FLG_SELF_CTS_EN;
  103. ret = iwl_check_rxon_cmd(priv);
  104. if (ret) {
  105. IWL_ERR(priv, "Invalid RXON configuration. Not committing.\n");
  106. return -EINVAL;
  107. }
  108. /* If we don't need to send a full RXON, we can use
  109. * iwl_rxon_assoc_cmd which is used to reconfigure filter
  110. * and other flags for the current radio configuration. */
  111. if (!iwl_full_rxon_required(priv)) {
  112. ret = iwl_send_rxon_assoc(priv);
  113. if (ret) {
  114. IWL_ERR(priv, "Error setting RXON_ASSOC (%d)\n", ret);
  115. return ret;
  116. }
  117. memcpy(active_rxon, &priv->staging_rxon, sizeof(*active_rxon));
  118. return 0;
  119. }
  120. /* station table will be cleared */
  121. priv->assoc_station_added = 0;
  122. /* If we are currently associated and the new config requires
  123. * an RXON_ASSOC and the new config wants the associated mask enabled,
  124. * we must clear the associated from the active configuration
  125. * before we apply the new config */
  126. if (iwl_is_associated(priv) && new_assoc) {
  127. IWL_DEBUG_INFO(priv, "Toggling associated bit on current RXON\n");
  128. active_rxon->filter_flags &= ~RXON_FILTER_ASSOC_MSK;
  129. ret = iwl_send_cmd_pdu(priv, REPLY_RXON,
  130. sizeof(struct iwl_rxon_cmd),
  131. &priv->active_rxon);
  132. /* If the mask clearing failed then we set
  133. * active_rxon back to what it was previously */
  134. if (ret) {
  135. active_rxon->filter_flags |= RXON_FILTER_ASSOC_MSK;
  136. IWL_ERR(priv, "Error clearing ASSOC_MSK (%d)\n", ret);
  137. return ret;
  138. }
  139. }
  140. IWL_DEBUG_INFO(priv, "Sending RXON\n"
  141. "* with%s RXON_FILTER_ASSOC_MSK\n"
  142. "* channel = %d\n"
  143. "* bssid = %pM\n",
  144. (new_assoc ? "" : "out"),
  145. le16_to_cpu(priv->staging_rxon.channel),
  146. priv->staging_rxon.bssid_addr);
  147. iwl_set_rxon_hwcrypto(priv, !priv->hw_params.sw_crypto);
  148. /* Apply the new configuration
  149. * RXON unassoc clears the station table in uCode, send it before
  150. * we add the bcast station. If assoc bit is set, we will send RXON
  151. * after having added the bcast and bssid station.
  152. */
  153. if (!new_assoc) {
  154. ret = iwl_send_cmd_pdu(priv, REPLY_RXON,
  155. sizeof(struct iwl_rxon_cmd), &priv->staging_rxon);
  156. if (ret) {
  157. IWL_ERR(priv, "Error setting new RXON (%d)\n", ret);
  158. return ret;
  159. }
  160. memcpy(active_rxon, &priv->staging_rxon, sizeof(*active_rxon));
  161. }
  162. priv->cfg->ops->smgmt->clear_station_table(priv);
  163. if (!priv->error_recovering)
  164. priv->start_calib = 0;
  165. /* Add the broadcast address so we can send broadcast frames */
  166. if (iwl_rxon_add_station(priv, iwl_bcast_addr, 0) ==
  167. IWL_INVALID_STATION) {
  168. IWL_ERR(priv, "Error adding BROADCAST address for transmit.\n");
  169. return -EIO;
  170. }
  171. /* If we have set the ASSOC_MSK and we are in BSS mode then
  172. * add the IWL_AP_ID to the station rate table */
  173. if (new_assoc) {
  174. if (priv->iw_mode == NL80211_IFTYPE_STATION) {
  175. ret = iwl_rxon_add_station(priv,
  176. priv->active_rxon.bssid_addr, 1);
  177. if (ret == IWL_INVALID_STATION) {
  178. IWL_ERR(priv,
  179. "Error adding AP address for TX.\n");
  180. return -EIO;
  181. }
  182. priv->assoc_station_added = 1;
  183. if (priv->default_wep_key &&
  184. iwl_send_static_wepkey_cmd(priv, 0))
  185. IWL_ERR(priv,
  186. "Could not send WEP static key.\n");
  187. }
  188. /* Apply the new configuration
  189. * RXON assoc doesn't clear the station table in uCode,
  190. */
  191. ret = iwl_send_cmd_pdu(priv, REPLY_RXON,
  192. sizeof(struct iwl_rxon_cmd), &priv->staging_rxon);
  193. if (ret) {
  194. IWL_ERR(priv, "Error setting new RXON (%d)\n", ret);
  195. return ret;
  196. }
  197. memcpy(active_rxon, &priv->staging_rxon, sizeof(*active_rxon));
  198. }
  199. iwl_init_sensitivity(priv);
  200. /* If we issue a new RXON command which required a tune then we must
  201. * send a new TXPOWER command or we won't be able to Tx any frames */
  202. ret = iwl_set_tx_power(priv, priv->tx_power_user_lmt, true);
  203. if (ret) {
  204. IWL_ERR(priv, "Error sending TX power (%d)\n", ret);
  205. return ret;
  206. }
  207. return 0;
  208. }
  209. void iwl_update_chain_flags(struct iwl_priv *priv)
  210. {
  211. if (priv->cfg->ops->hcmd->set_rxon_chain)
  212. priv->cfg->ops->hcmd->set_rxon_chain(priv);
  213. iwlcore_commit_rxon(priv);
  214. }
  215. static void iwl_clear_free_frames(struct iwl_priv *priv)
  216. {
  217. struct list_head *element;
  218. IWL_DEBUG_INFO(priv, "%d frames on pre-allocated heap on clear.\n",
  219. priv->frames_count);
  220. while (!list_empty(&priv->free_frames)) {
  221. element = priv->free_frames.next;
  222. list_del(element);
  223. kfree(list_entry(element, struct iwl_frame, list));
  224. priv->frames_count--;
  225. }
  226. if (priv->frames_count) {
  227. IWL_WARN(priv, "%d frames still in use. Did we lose one?\n",
  228. priv->frames_count);
  229. priv->frames_count = 0;
  230. }
  231. }
  232. static struct iwl_frame *iwl_get_free_frame(struct iwl_priv *priv)
  233. {
  234. struct iwl_frame *frame;
  235. struct list_head *element;
  236. if (list_empty(&priv->free_frames)) {
  237. frame = kzalloc(sizeof(*frame), GFP_KERNEL);
  238. if (!frame) {
  239. IWL_ERR(priv, "Could not allocate frame!\n");
  240. return NULL;
  241. }
  242. priv->frames_count++;
  243. return frame;
  244. }
  245. element = priv->free_frames.next;
  246. list_del(element);
  247. return list_entry(element, struct iwl_frame, list);
  248. }
  249. static void iwl_free_frame(struct iwl_priv *priv, struct iwl_frame *frame)
  250. {
  251. memset(frame, 0, sizeof(*frame));
  252. list_add(&frame->list, &priv->free_frames);
  253. }
  254. static unsigned int iwl_fill_beacon_frame(struct iwl_priv *priv,
  255. struct ieee80211_hdr *hdr,
  256. int left)
  257. {
  258. if (!iwl_is_associated(priv) || !priv->ibss_beacon ||
  259. ((priv->iw_mode != NL80211_IFTYPE_ADHOC) &&
  260. (priv->iw_mode != NL80211_IFTYPE_AP)))
  261. return 0;
  262. if (priv->ibss_beacon->len > left)
  263. return 0;
  264. memcpy(hdr, priv->ibss_beacon->data, priv->ibss_beacon->len);
  265. return priv->ibss_beacon->len;
  266. }
  267. static unsigned int iwl_hw_get_beacon_cmd(struct iwl_priv *priv,
  268. struct iwl_frame *frame, u8 rate)
  269. {
  270. struct iwl_tx_beacon_cmd *tx_beacon_cmd;
  271. unsigned int frame_size;
  272. tx_beacon_cmd = &frame->u.beacon;
  273. memset(tx_beacon_cmd, 0, sizeof(*tx_beacon_cmd));
  274. tx_beacon_cmd->tx.sta_id = priv->hw_params.bcast_sta_id;
  275. tx_beacon_cmd->tx.stop_time.life_time = TX_CMD_LIFE_TIME_INFINITE;
  276. frame_size = iwl_fill_beacon_frame(priv, tx_beacon_cmd->frame,
  277. sizeof(frame->u) - sizeof(*tx_beacon_cmd));
  278. BUG_ON(frame_size > MAX_MPDU_SIZE);
  279. tx_beacon_cmd->tx.len = cpu_to_le16((u16)frame_size);
  280. if ((rate == IWL_RATE_1M_PLCP) || (rate >= IWL_RATE_2M_PLCP))
  281. tx_beacon_cmd->tx.rate_n_flags =
  282. iwl_hw_set_rate_n_flags(rate, RATE_MCS_CCK_MSK);
  283. else
  284. tx_beacon_cmd->tx.rate_n_flags =
  285. iwl_hw_set_rate_n_flags(rate, 0);
  286. tx_beacon_cmd->tx.tx_flags = TX_CMD_FLG_SEQ_CTL_MSK |
  287. TX_CMD_FLG_TSF_MSK |
  288. TX_CMD_FLG_STA_RATE_MSK;
  289. return sizeof(*tx_beacon_cmd) + frame_size;
  290. }
  291. static int iwl_send_beacon_cmd(struct iwl_priv *priv)
  292. {
  293. struct iwl_frame *frame;
  294. unsigned int frame_size;
  295. int rc;
  296. u8 rate;
  297. frame = iwl_get_free_frame(priv);
  298. if (!frame) {
  299. IWL_ERR(priv, "Could not obtain free frame buffer for beacon "
  300. "command.\n");
  301. return -ENOMEM;
  302. }
  303. rate = iwl_rate_get_lowest_plcp(priv);
  304. frame_size = iwl_hw_get_beacon_cmd(priv, frame, rate);
  305. rc = iwl_send_cmd_pdu(priv, REPLY_TX_BEACON, frame_size,
  306. &frame->u.cmd[0]);
  307. iwl_free_frame(priv, frame);
  308. return rc;
  309. }
  310. static inline dma_addr_t iwl_tfd_tb_get_addr(struct iwl_tfd *tfd, u8 idx)
  311. {
  312. struct iwl_tfd_tb *tb = &tfd->tbs[idx];
  313. dma_addr_t addr = get_unaligned_le32(&tb->lo);
  314. if (sizeof(dma_addr_t) > sizeof(u32))
  315. addr |=
  316. ((dma_addr_t)(le16_to_cpu(tb->hi_n_len) & 0xF) << 16) << 16;
  317. return addr;
  318. }
  319. static inline u16 iwl_tfd_tb_get_len(struct iwl_tfd *tfd, u8 idx)
  320. {
  321. struct iwl_tfd_tb *tb = &tfd->tbs[idx];
  322. return le16_to_cpu(tb->hi_n_len) >> 4;
  323. }
  324. static inline void iwl_tfd_set_tb(struct iwl_tfd *tfd, u8 idx,
  325. dma_addr_t addr, u16 len)
  326. {
  327. struct iwl_tfd_tb *tb = &tfd->tbs[idx];
  328. u16 hi_n_len = len << 4;
  329. put_unaligned_le32(addr, &tb->lo);
  330. if (sizeof(dma_addr_t) > sizeof(u32))
  331. hi_n_len |= ((addr >> 16) >> 16) & 0xF;
  332. tb->hi_n_len = cpu_to_le16(hi_n_len);
  333. tfd->num_tbs = idx + 1;
  334. }
  335. static inline u8 iwl_tfd_get_num_tbs(struct iwl_tfd *tfd)
  336. {
  337. return tfd->num_tbs & 0x1f;
  338. }
  339. /**
  340. * iwl_hw_txq_free_tfd - Free all chunks referenced by TFD [txq->q.read_ptr]
  341. * @priv - driver private data
  342. * @txq - tx queue
  343. *
  344. * Does NOT advance any TFD circular buffer read/write indexes
  345. * Does NOT free the TFD itself (which is within circular buffer)
  346. */
  347. void iwl_hw_txq_free_tfd(struct iwl_priv *priv, struct iwl_tx_queue *txq)
  348. {
  349. struct iwl_tfd *tfd_tmp = (struct iwl_tfd *)txq->tfds;
  350. struct iwl_tfd *tfd;
  351. struct pci_dev *dev = priv->pci_dev;
  352. int index = txq->q.read_ptr;
  353. int i;
  354. int num_tbs;
  355. tfd = &tfd_tmp[index];
  356. /* Sanity check on number of chunks */
  357. num_tbs = iwl_tfd_get_num_tbs(tfd);
  358. if (num_tbs >= IWL_NUM_OF_TBS) {
  359. IWL_ERR(priv, "Too many chunks: %i\n", num_tbs);
  360. /* @todo issue fatal error, it is quite serious situation */
  361. return;
  362. }
  363. /* Unmap tx_cmd */
  364. if (num_tbs)
  365. pci_unmap_single(dev,
  366. pci_unmap_addr(&txq->cmd[index]->meta, mapping),
  367. pci_unmap_len(&txq->cmd[index]->meta, len),
  368. PCI_DMA_BIDIRECTIONAL);
  369. /* Unmap chunks, if any. */
  370. for (i = 1; i < num_tbs; i++) {
  371. pci_unmap_single(dev, iwl_tfd_tb_get_addr(tfd, i),
  372. iwl_tfd_tb_get_len(tfd, i), PCI_DMA_TODEVICE);
  373. if (txq->txb) {
  374. dev_kfree_skb(txq->txb[txq->q.read_ptr].skb[i - 1]);
  375. txq->txb[txq->q.read_ptr].skb[i - 1] = NULL;
  376. }
  377. }
  378. }
  379. int iwl_hw_txq_attach_buf_to_tfd(struct iwl_priv *priv,
  380. struct iwl_tx_queue *txq,
  381. dma_addr_t addr, u16 len,
  382. u8 reset, u8 pad)
  383. {
  384. struct iwl_queue *q;
  385. struct iwl_tfd *tfd, *tfd_tmp;
  386. u32 num_tbs;
  387. q = &txq->q;
  388. tfd_tmp = (struct iwl_tfd *)txq->tfds;
  389. tfd = &tfd_tmp[q->write_ptr];
  390. if (reset)
  391. memset(tfd, 0, sizeof(*tfd));
  392. num_tbs = iwl_tfd_get_num_tbs(tfd);
  393. /* Each TFD can point to a maximum 20 Tx buffers */
  394. if (num_tbs >= IWL_NUM_OF_TBS) {
  395. IWL_ERR(priv, "Error can not send more than %d chunks\n",
  396. IWL_NUM_OF_TBS);
  397. return -EINVAL;
  398. }
  399. BUG_ON(addr & ~DMA_BIT_MASK(36));
  400. if (unlikely(addr & ~IWL_TX_DMA_MASK))
  401. IWL_ERR(priv, "Unaligned address = %llx\n",
  402. (unsigned long long)addr);
  403. iwl_tfd_set_tb(tfd, num_tbs, addr, len);
  404. return 0;
  405. }
  406. /*
  407. * Tell nic where to find circular buffer of Tx Frame Descriptors for
  408. * given Tx queue, and enable the DMA channel used for that queue.
  409. *
  410. * 4965 supports up to 16 Tx queues in DRAM, mapped to up to 8 Tx DMA
  411. * channels supported in hardware.
  412. */
  413. int iwl_hw_tx_queue_init(struct iwl_priv *priv,
  414. struct iwl_tx_queue *txq)
  415. {
  416. int ret;
  417. unsigned long flags;
  418. int txq_id = txq->q.id;
  419. spin_lock_irqsave(&priv->lock, flags);
  420. ret = iwl_grab_nic_access(priv);
  421. if (ret) {
  422. spin_unlock_irqrestore(&priv->lock, flags);
  423. return ret;
  424. }
  425. /* Circular buffer (TFD queue in DRAM) physical base address */
  426. iwl_write_direct32(priv, FH_MEM_CBBC_QUEUE(txq_id),
  427. txq->q.dma_addr >> 8);
  428. iwl_release_nic_access(priv);
  429. spin_unlock_irqrestore(&priv->lock, flags);
  430. return 0;
  431. }
  432. /******************************************************************************
  433. *
  434. * Misc. internal state and helper functions
  435. *
  436. ******************************************************************************/
  437. #define MAX_UCODE_BEACON_INTERVAL 4096
  438. static u16 iwl_adjust_beacon_interval(u16 beacon_val)
  439. {
  440. u16 new_val = 0;
  441. u16 beacon_factor = 0;
  442. beacon_factor = (beacon_val + MAX_UCODE_BEACON_INTERVAL)
  443. / MAX_UCODE_BEACON_INTERVAL;
  444. new_val = beacon_val / beacon_factor;
  445. if (!new_val)
  446. new_val = MAX_UCODE_BEACON_INTERVAL;
  447. return new_val;
  448. }
  449. static void iwl_setup_rxon_timing(struct iwl_priv *priv)
  450. {
  451. u64 tsf;
  452. s32 interval_tm, rem;
  453. unsigned long flags;
  454. struct ieee80211_conf *conf = NULL;
  455. u16 beacon_int = 0;
  456. conf = ieee80211_get_hw_conf(priv->hw);
  457. spin_lock_irqsave(&priv->lock, flags);
  458. priv->rxon_timing.timestamp = cpu_to_le64(priv->timestamp);
  459. priv->rxon_timing.listen_interval = cpu_to_le16(conf->listen_interval);
  460. if (priv->iw_mode == NL80211_IFTYPE_STATION) {
  461. beacon_int = iwl_adjust_beacon_interval(priv->beacon_int);
  462. priv->rxon_timing.atim_window = 0;
  463. } else {
  464. beacon_int = iwl_adjust_beacon_interval(conf->beacon_int);
  465. /* TODO: we need to get atim_window from upper stack
  466. * for now we set to 0 */
  467. priv->rxon_timing.atim_window = 0;
  468. }
  469. priv->rxon_timing.beacon_interval = cpu_to_le16(beacon_int);
  470. tsf = priv->timestamp; /* tsf is modifed by do_div: copy it */
  471. interval_tm = beacon_int * 1024;
  472. rem = do_div(tsf, interval_tm);
  473. priv->rxon_timing.beacon_init_val = cpu_to_le32(interval_tm - rem);
  474. spin_unlock_irqrestore(&priv->lock, flags);
  475. IWL_DEBUG_ASSOC(priv, "beacon interval %d beacon timer %d beacon tim %d\n",
  476. le16_to_cpu(priv->rxon_timing.beacon_interval),
  477. le32_to_cpu(priv->rxon_timing.beacon_init_val),
  478. le16_to_cpu(priv->rxon_timing.atim_window));
  479. }
  480. /******************************************************************************
  481. *
  482. * Generic RX handler implementations
  483. *
  484. ******************************************************************************/
  485. static void iwl_rx_reply_alive(struct iwl_priv *priv,
  486. struct iwl_rx_mem_buffer *rxb)
  487. {
  488. struct iwl_rx_packet *pkt = (struct iwl_rx_packet *)rxb->skb->data;
  489. struct iwl_alive_resp *palive;
  490. struct delayed_work *pwork;
  491. palive = &pkt->u.alive_frame;
  492. IWL_DEBUG_INFO(priv, "Alive ucode status 0x%08X revision "
  493. "0x%01X 0x%01X\n",
  494. palive->is_valid, palive->ver_type,
  495. palive->ver_subtype);
  496. if (palive->ver_subtype == INITIALIZE_SUBTYPE) {
  497. IWL_DEBUG_INFO(priv, "Initialization Alive received.\n");
  498. memcpy(&priv->card_alive_init,
  499. &pkt->u.alive_frame,
  500. sizeof(struct iwl_init_alive_resp));
  501. pwork = &priv->init_alive_start;
  502. } else {
  503. IWL_DEBUG_INFO(priv, "Runtime Alive received.\n");
  504. memcpy(&priv->card_alive, &pkt->u.alive_frame,
  505. sizeof(struct iwl_alive_resp));
  506. pwork = &priv->alive_start;
  507. }
  508. /* We delay the ALIVE response by 5ms to
  509. * give the HW RF Kill time to activate... */
  510. if (palive->is_valid == UCODE_VALID_OK)
  511. queue_delayed_work(priv->workqueue, pwork,
  512. msecs_to_jiffies(5));
  513. else
  514. IWL_WARN(priv, "uCode did not respond OK.\n");
  515. }
  516. static void iwl_bg_beacon_update(struct work_struct *work)
  517. {
  518. struct iwl_priv *priv =
  519. container_of(work, struct iwl_priv, beacon_update);
  520. struct sk_buff *beacon;
  521. /* Pull updated AP beacon from mac80211. will fail if not in AP mode */
  522. beacon = ieee80211_beacon_get(priv->hw, priv->vif);
  523. if (!beacon) {
  524. IWL_ERR(priv, "update beacon failed\n");
  525. return;
  526. }
  527. mutex_lock(&priv->mutex);
  528. /* new beacon skb is allocated every time; dispose previous.*/
  529. if (priv->ibss_beacon)
  530. dev_kfree_skb(priv->ibss_beacon);
  531. priv->ibss_beacon = beacon;
  532. mutex_unlock(&priv->mutex);
  533. iwl_send_beacon_cmd(priv);
  534. }
  535. /**
  536. * iwl_bg_statistics_periodic - Timer callback to queue statistics
  537. *
  538. * This callback is provided in order to send a statistics request.
  539. *
  540. * This timer function is continually reset to execute within
  541. * REG_RECALIB_PERIOD seconds since the last STATISTICS_NOTIFICATION
  542. * was received. We need to ensure we receive the statistics in order
  543. * to update the temperature used for calibrating the TXPOWER.
  544. */
  545. static void iwl_bg_statistics_periodic(unsigned long data)
  546. {
  547. struct iwl_priv *priv = (struct iwl_priv *)data;
  548. if (test_bit(STATUS_EXIT_PENDING, &priv->status))
  549. return;
  550. /* dont send host command if rf-kill is on */
  551. if (!iwl_is_ready_rf(priv))
  552. return;
  553. iwl_send_statistics_request(priv, CMD_ASYNC);
  554. }
  555. static void iwl_rx_beacon_notif(struct iwl_priv *priv,
  556. struct iwl_rx_mem_buffer *rxb)
  557. {
  558. #ifdef CONFIG_IWLWIFI_DEBUG
  559. struct iwl_rx_packet *pkt = (struct iwl_rx_packet *)rxb->skb->data;
  560. struct iwl4965_beacon_notif *beacon =
  561. (struct iwl4965_beacon_notif *)pkt->u.raw;
  562. u8 rate = iwl_hw_get_rate(beacon->beacon_notify_hdr.rate_n_flags);
  563. IWL_DEBUG_RX(priv, "beacon status %x retries %d iss %d "
  564. "tsf %d %d rate %d\n",
  565. le32_to_cpu(beacon->beacon_notify_hdr.u.status) & TX_STATUS_MSK,
  566. beacon->beacon_notify_hdr.failure_frame,
  567. le32_to_cpu(beacon->ibss_mgr_status),
  568. le32_to_cpu(beacon->high_tsf),
  569. le32_to_cpu(beacon->low_tsf), rate);
  570. #endif
  571. if ((priv->iw_mode == NL80211_IFTYPE_AP) &&
  572. (!test_bit(STATUS_EXIT_PENDING, &priv->status)))
  573. queue_work(priv->workqueue, &priv->beacon_update);
  574. }
  575. /* Handle notification from uCode that card's power state is changing
  576. * due to software, hardware, or critical temperature RFKILL */
  577. static void iwl_rx_card_state_notif(struct iwl_priv *priv,
  578. struct iwl_rx_mem_buffer *rxb)
  579. {
  580. struct iwl_rx_packet *pkt = (struct iwl_rx_packet *)rxb->skb->data;
  581. u32 flags = le32_to_cpu(pkt->u.card_state_notif.flags);
  582. unsigned long status = priv->status;
  583. IWL_DEBUG_RF_KILL(priv, "Card state received: HW:%s SW:%s\n",
  584. (flags & HW_CARD_DISABLED) ? "Kill" : "On",
  585. (flags & SW_CARD_DISABLED) ? "Kill" : "On");
  586. if (flags & (SW_CARD_DISABLED | HW_CARD_DISABLED |
  587. RF_CARD_DISABLED)) {
  588. iwl_write32(priv, CSR_UCODE_DRV_GP1_SET,
  589. CSR_UCODE_DRV_GP1_BIT_CMD_BLOCKED);
  590. if (!iwl_grab_nic_access(priv)) {
  591. iwl_write_direct32(
  592. priv, HBUS_TARG_MBX_C,
  593. HBUS_TARG_MBX_C_REG_BIT_CMD_BLOCKED);
  594. iwl_release_nic_access(priv);
  595. }
  596. if (!(flags & RXON_CARD_DISABLED)) {
  597. iwl_write32(priv, CSR_UCODE_DRV_GP1_CLR,
  598. CSR_UCODE_DRV_GP1_BIT_CMD_BLOCKED);
  599. if (!iwl_grab_nic_access(priv)) {
  600. iwl_write_direct32(
  601. priv, HBUS_TARG_MBX_C,
  602. HBUS_TARG_MBX_C_REG_BIT_CMD_BLOCKED);
  603. iwl_release_nic_access(priv);
  604. }
  605. }
  606. if (flags & RF_CARD_DISABLED) {
  607. iwl_write32(priv, CSR_UCODE_DRV_GP1_SET,
  608. CSR_UCODE_DRV_GP1_REG_BIT_CT_KILL_EXIT);
  609. iwl_read32(priv, CSR_UCODE_DRV_GP1);
  610. if (!iwl_grab_nic_access(priv))
  611. iwl_release_nic_access(priv);
  612. }
  613. }
  614. if (flags & HW_CARD_DISABLED)
  615. set_bit(STATUS_RF_KILL_HW, &priv->status);
  616. else
  617. clear_bit(STATUS_RF_KILL_HW, &priv->status);
  618. if (flags & SW_CARD_DISABLED)
  619. set_bit(STATUS_RF_KILL_SW, &priv->status);
  620. else
  621. clear_bit(STATUS_RF_KILL_SW, &priv->status);
  622. if (!(flags & RXON_CARD_DISABLED))
  623. iwl_scan_cancel(priv);
  624. if ((test_bit(STATUS_RF_KILL_HW, &status) !=
  625. test_bit(STATUS_RF_KILL_HW, &priv->status)) ||
  626. (test_bit(STATUS_RF_KILL_SW, &status) !=
  627. test_bit(STATUS_RF_KILL_SW, &priv->status)))
  628. queue_work(priv->workqueue, &priv->rf_kill);
  629. else
  630. wake_up_interruptible(&priv->wait_command_queue);
  631. }
  632. int iwl_set_pwr_src(struct iwl_priv *priv, enum iwl_pwr_src src)
  633. {
  634. int ret;
  635. unsigned long flags;
  636. spin_lock_irqsave(&priv->lock, flags);
  637. ret = iwl_grab_nic_access(priv);
  638. if (ret)
  639. goto err;
  640. if (src == IWL_PWR_SRC_VAUX) {
  641. if (pci_pme_capable(priv->pci_dev, PCI_D3cold))
  642. iwl_set_bits_mask_prph(priv, APMG_PS_CTRL_REG,
  643. APMG_PS_CTRL_VAL_PWR_SRC_VAUX,
  644. ~APMG_PS_CTRL_MSK_PWR_SRC);
  645. } else {
  646. iwl_set_bits_mask_prph(priv, APMG_PS_CTRL_REG,
  647. APMG_PS_CTRL_VAL_PWR_SRC_VMAIN,
  648. ~APMG_PS_CTRL_MSK_PWR_SRC);
  649. }
  650. iwl_release_nic_access(priv);
  651. err:
  652. spin_unlock_irqrestore(&priv->lock, flags);
  653. return ret;
  654. }
  655. /**
  656. * iwl_setup_rx_handlers - Initialize Rx handler callbacks
  657. *
  658. * Setup the RX handlers for each of the reply types sent from the uCode
  659. * to the host.
  660. *
  661. * This function chains into the hardware specific files for them to setup
  662. * any hardware specific handlers as well.
  663. */
  664. static void iwl_setup_rx_handlers(struct iwl_priv *priv)
  665. {
  666. priv->rx_handlers[REPLY_ALIVE] = iwl_rx_reply_alive;
  667. priv->rx_handlers[REPLY_ERROR] = iwl_rx_reply_error;
  668. priv->rx_handlers[CHANNEL_SWITCH_NOTIFICATION] = iwl_rx_csa;
  669. priv->rx_handlers[PM_SLEEP_NOTIFICATION] = iwl_rx_pm_sleep_notif;
  670. priv->rx_handlers[PM_DEBUG_STATISTIC_NOTIFIC] =
  671. iwl_rx_pm_debug_statistics_notif;
  672. priv->rx_handlers[BEACON_NOTIFICATION] = iwl_rx_beacon_notif;
  673. /*
  674. * The same handler is used for both the REPLY to a discrete
  675. * statistics request from the host as well as for the periodic
  676. * statistics notifications (after received beacons) from the uCode.
  677. */
  678. priv->rx_handlers[REPLY_STATISTICS_CMD] = iwl_rx_statistics;
  679. priv->rx_handlers[STATISTICS_NOTIFICATION] = iwl_rx_statistics;
  680. iwl_setup_spectrum_handlers(priv);
  681. iwl_setup_rx_scan_handlers(priv);
  682. /* status change handler */
  683. priv->rx_handlers[CARD_STATE_NOTIFICATION] = iwl_rx_card_state_notif;
  684. priv->rx_handlers[MISSED_BEACONS_NOTIFICATION] =
  685. iwl_rx_missed_beacon_notif;
  686. /* Rx handlers */
  687. priv->rx_handlers[REPLY_RX_PHY_CMD] = iwl_rx_reply_rx_phy;
  688. priv->rx_handlers[REPLY_RX_MPDU_CMD] = iwl_rx_reply_rx;
  689. /* block ack */
  690. priv->rx_handlers[REPLY_COMPRESSED_BA] = iwl_rx_reply_compressed_ba;
  691. /* Set up hardware specific Rx handlers */
  692. priv->cfg->ops->lib->rx_handler_setup(priv);
  693. }
  694. /**
  695. * iwl_rx_handle - Main entry function for receiving responses from uCode
  696. *
  697. * Uses the priv->rx_handlers callback function array to invoke
  698. * the appropriate handlers, including command responses,
  699. * frame-received notifications, and other notifications.
  700. */
  701. void iwl_rx_handle(struct iwl_priv *priv)
  702. {
  703. struct iwl_rx_mem_buffer *rxb;
  704. struct iwl_rx_packet *pkt;
  705. struct iwl_rx_queue *rxq = &priv->rxq;
  706. u32 r, i;
  707. int reclaim;
  708. unsigned long flags;
  709. u8 fill_rx = 0;
  710. u32 count = 8;
  711. /* uCode's read index (stored in shared DRAM) indicates the last Rx
  712. * buffer that the driver may process (last buffer filled by ucode). */
  713. r = le16_to_cpu(rxq->rb_stts->closed_rb_num) & 0x0FFF;
  714. i = rxq->read;
  715. /* Rx interrupt, but nothing sent from uCode */
  716. if (i == r)
  717. IWL_DEBUG_RX(priv, "r = %d, i = %d\n", r, i);
  718. if (iwl_rx_queue_space(rxq) > (RX_QUEUE_SIZE / 2))
  719. fill_rx = 1;
  720. while (i != r) {
  721. rxb = rxq->queue[i];
  722. /* If an RXB doesn't have a Rx queue slot associated with it,
  723. * then a bug has been introduced in the queue refilling
  724. * routines -- catch it here */
  725. BUG_ON(rxb == NULL);
  726. rxq->queue[i] = NULL;
  727. dma_sync_single_range_for_cpu(
  728. &priv->pci_dev->dev, rxb->real_dma_addr,
  729. rxb->aligned_dma_addr - rxb->real_dma_addr,
  730. priv->hw_params.rx_buf_size,
  731. PCI_DMA_FROMDEVICE);
  732. pkt = (struct iwl_rx_packet *)rxb->skb->data;
  733. /* Reclaim a command buffer only if this packet is a response
  734. * to a (driver-originated) command.
  735. * If the packet (e.g. Rx frame) originated from uCode,
  736. * there is no command buffer to reclaim.
  737. * Ucode should set SEQ_RX_FRAME bit if ucode-originated,
  738. * but apparently a few don't get set; catch them here. */
  739. reclaim = !(pkt->hdr.sequence & SEQ_RX_FRAME) &&
  740. (pkt->hdr.cmd != REPLY_RX_PHY_CMD) &&
  741. (pkt->hdr.cmd != REPLY_RX) &&
  742. (pkt->hdr.cmd != REPLY_RX_MPDU_CMD) &&
  743. (pkt->hdr.cmd != REPLY_COMPRESSED_BA) &&
  744. (pkt->hdr.cmd != STATISTICS_NOTIFICATION) &&
  745. (pkt->hdr.cmd != REPLY_TX);
  746. /* Based on type of command response or notification,
  747. * handle those that need handling via function in
  748. * rx_handlers table. See iwl_setup_rx_handlers() */
  749. if (priv->rx_handlers[pkt->hdr.cmd]) {
  750. IWL_DEBUG_RX(priv, "r = %d, i = %d, %s, 0x%02x\n", r,
  751. i, get_cmd_string(pkt->hdr.cmd), pkt->hdr.cmd);
  752. priv->rx_handlers[pkt->hdr.cmd] (priv, rxb);
  753. } else {
  754. /* No handling needed */
  755. IWL_DEBUG_RX(priv,
  756. "r %d i %d No handler needed for %s, 0x%02x\n",
  757. r, i, get_cmd_string(pkt->hdr.cmd),
  758. pkt->hdr.cmd);
  759. }
  760. if (reclaim) {
  761. /* Invoke any callbacks, transfer the skb to caller, and
  762. * fire off the (possibly) blocking iwl_send_cmd()
  763. * as we reclaim the driver command queue */
  764. if (rxb && rxb->skb)
  765. iwl_tx_cmd_complete(priv, rxb);
  766. else
  767. IWL_WARN(priv, "Claim null rxb?\n");
  768. }
  769. /* For now we just don't re-use anything. We can tweak this
  770. * later to try and re-use notification packets and SKBs that
  771. * fail to Rx correctly */
  772. if (rxb->skb != NULL) {
  773. priv->alloc_rxb_skb--;
  774. dev_kfree_skb_any(rxb->skb);
  775. rxb->skb = NULL;
  776. }
  777. pci_unmap_single(priv->pci_dev, rxb->real_dma_addr,
  778. priv->hw_params.rx_buf_size + 256,
  779. PCI_DMA_FROMDEVICE);
  780. spin_lock_irqsave(&rxq->lock, flags);
  781. list_add_tail(&rxb->list, &priv->rxq.rx_used);
  782. spin_unlock_irqrestore(&rxq->lock, flags);
  783. i = (i + 1) & RX_QUEUE_MASK;
  784. /* If there are a lot of unused frames,
  785. * restock the Rx queue so ucode wont assert. */
  786. if (fill_rx) {
  787. count++;
  788. if (count >= 8) {
  789. priv->rxq.read = i;
  790. iwl_rx_queue_restock(priv);
  791. count = 0;
  792. }
  793. }
  794. }
  795. /* Backtrack one entry */
  796. priv->rxq.read = i;
  797. iwl_rx_queue_restock(priv);
  798. }
  799. /* call this function to flush any scheduled tasklet */
  800. static inline void iwl_synchronize_irq(struct iwl_priv *priv)
  801. {
  802. /* wait to make sure we flush pending tasklet*/
  803. synchronize_irq(priv->pci_dev->irq);
  804. tasklet_kill(&priv->irq_tasklet);
  805. }
  806. static void iwl_error_recovery(struct iwl_priv *priv)
  807. {
  808. unsigned long flags;
  809. memcpy(&priv->staging_rxon, &priv->recovery_rxon,
  810. sizeof(priv->staging_rxon));
  811. priv->staging_rxon.filter_flags &= ~RXON_FILTER_ASSOC_MSK;
  812. iwlcore_commit_rxon(priv);
  813. iwl_rxon_add_station(priv, priv->bssid, 1);
  814. spin_lock_irqsave(&priv->lock, flags);
  815. priv->assoc_id = le16_to_cpu(priv->staging_rxon.assoc_id);
  816. priv->error_recovering = 0;
  817. spin_unlock_irqrestore(&priv->lock, flags);
  818. }
  819. static void iwl_irq_tasklet(struct iwl_priv *priv)
  820. {
  821. u32 inta, handled = 0;
  822. u32 inta_fh;
  823. unsigned long flags;
  824. #ifdef CONFIG_IWLWIFI_DEBUG
  825. u32 inta_mask;
  826. #endif
  827. spin_lock_irqsave(&priv->lock, flags);
  828. /* Ack/clear/reset pending uCode interrupts.
  829. * Note: Some bits in CSR_INT are "OR" of bits in CSR_FH_INT_STATUS,
  830. * and will clear only when CSR_FH_INT_STATUS gets cleared. */
  831. inta = iwl_read32(priv, CSR_INT);
  832. iwl_write32(priv, CSR_INT, inta);
  833. /* Ack/clear/reset pending flow-handler (DMA) interrupts.
  834. * Any new interrupts that happen after this, either while we're
  835. * in this tasklet, or later, will show up in next ISR/tasklet. */
  836. inta_fh = iwl_read32(priv, CSR_FH_INT_STATUS);
  837. iwl_write32(priv, CSR_FH_INT_STATUS, inta_fh);
  838. #ifdef CONFIG_IWLWIFI_DEBUG
  839. if (priv->debug_level & IWL_DL_ISR) {
  840. /* just for debug */
  841. inta_mask = iwl_read32(priv, CSR_INT_MASK);
  842. IWL_DEBUG_ISR(priv, "inta 0x%08x, enabled 0x%08x, fh 0x%08x\n",
  843. inta, inta_mask, inta_fh);
  844. }
  845. #endif
  846. /* Since CSR_INT and CSR_FH_INT_STATUS reads and clears are not
  847. * atomic, make sure that inta covers all the interrupts that
  848. * we've discovered, even if FH interrupt came in just after
  849. * reading CSR_INT. */
  850. if (inta_fh & CSR49_FH_INT_RX_MASK)
  851. inta |= CSR_INT_BIT_FH_RX;
  852. if (inta_fh & CSR49_FH_INT_TX_MASK)
  853. inta |= CSR_INT_BIT_FH_TX;
  854. /* Now service all interrupt bits discovered above. */
  855. if (inta & CSR_INT_BIT_HW_ERR) {
  856. IWL_ERR(priv, "Microcode HW error detected. Restarting.\n");
  857. /* Tell the device to stop sending interrupts */
  858. iwl_disable_interrupts(priv);
  859. iwl_irq_handle_error(priv);
  860. handled |= CSR_INT_BIT_HW_ERR;
  861. spin_unlock_irqrestore(&priv->lock, flags);
  862. return;
  863. }
  864. #ifdef CONFIG_IWLWIFI_DEBUG
  865. if (priv->debug_level & (IWL_DL_ISR)) {
  866. /* NIC fires this, but we don't use it, redundant with WAKEUP */
  867. if (inta & CSR_INT_BIT_SCD)
  868. IWL_DEBUG_ISR(priv, "Scheduler finished to transmit "
  869. "the frame/frames.\n");
  870. /* Alive notification via Rx interrupt will do the real work */
  871. if (inta & CSR_INT_BIT_ALIVE)
  872. IWL_DEBUG_ISR(priv, "Alive interrupt\n");
  873. }
  874. #endif
  875. /* Safely ignore these bits for debug checks below */
  876. inta &= ~(CSR_INT_BIT_SCD | CSR_INT_BIT_ALIVE);
  877. /* HW RF KILL switch toggled */
  878. if (inta & CSR_INT_BIT_RF_KILL) {
  879. int hw_rf_kill = 0;
  880. if (!(iwl_read32(priv, CSR_GP_CNTRL) &
  881. CSR_GP_CNTRL_REG_FLAG_HW_RF_KILL_SW))
  882. hw_rf_kill = 1;
  883. IWL_DEBUG_RF_KILL(priv, "RF_KILL bit toggled to %s.\n",
  884. hw_rf_kill ? "disable radio" : "enable radio");
  885. /* driver only loads ucode once setting the interface up.
  886. * the driver allows loading the ucode even if the radio
  887. * is killed. Hence update the killswitch state here. The
  888. * rfkill handler will care about restarting if needed.
  889. */
  890. if (!test_bit(STATUS_ALIVE, &priv->status)) {
  891. if (hw_rf_kill)
  892. set_bit(STATUS_RF_KILL_HW, &priv->status);
  893. else
  894. clear_bit(STATUS_RF_KILL_HW, &priv->status);
  895. queue_work(priv->workqueue, &priv->rf_kill);
  896. }
  897. handled |= CSR_INT_BIT_RF_KILL;
  898. }
  899. /* Chip got too hot and stopped itself */
  900. if (inta & CSR_INT_BIT_CT_KILL) {
  901. IWL_ERR(priv, "Microcode CT kill error detected.\n");
  902. handled |= CSR_INT_BIT_CT_KILL;
  903. }
  904. /* Error detected by uCode */
  905. if (inta & CSR_INT_BIT_SW_ERR) {
  906. IWL_ERR(priv, "Microcode SW error detected. "
  907. " Restarting 0x%X.\n", inta);
  908. iwl_irq_handle_error(priv);
  909. handled |= CSR_INT_BIT_SW_ERR;
  910. }
  911. /* uCode wakes up after power-down sleep */
  912. if (inta & CSR_INT_BIT_WAKEUP) {
  913. IWL_DEBUG_ISR(priv, "Wakeup interrupt\n");
  914. iwl_rx_queue_update_write_ptr(priv, &priv->rxq);
  915. iwl_txq_update_write_ptr(priv, &priv->txq[0]);
  916. iwl_txq_update_write_ptr(priv, &priv->txq[1]);
  917. iwl_txq_update_write_ptr(priv, &priv->txq[2]);
  918. iwl_txq_update_write_ptr(priv, &priv->txq[3]);
  919. iwl_txq_update_write_ptr(priv, &priv->txq[4]);
  920. iwl_txq_update_write_ptr(priv, &priv->txq[5]);
  921. handled |= CSR_INT_BIT_WAKEUP;
  922. }
  923. /* All uCode command responses, including Tx command responses,
  924. * Rx "responses" (frame-received notification), and other
  925. * notifications from uCode come through here*/
  926. if (inta & (CSR_INT_BIT_FH_RX | CSR_INT_BIT_SW_RX)) {
  927. iwl_rx_handle(priv);
  928. handled |= (CSR_INT_BIT_FH_RX | CSR_INT_BIT_SW_RX);
  929. }
  930. if (inta & CSR_INT_BIT_FH_TX) {
  931. IWL_DEBUG_ISR(priv, "Tx interrupt\n");
  932. handled |= CSR_INT_BIT_FH_TX;
  933. /* FH finished to write, send event */
  934. priv->ucode_write_complete = 1;
  935. wake_up_interruptible(&priv->wait_command_queue);
  936. }
  937. if (inta & ~handled)
  938. IWL_ERR(priv, "Unhandled INTA bits 0x%08x\n", inta & ~handled);
  939. if (inta & ~CSR_INI_SET_MASK) {
  940. IWL_WARN(priv, "Disabled INTA bits 0x%08x were pending\n",
  941. inta & ~CSR_INI_SET_MASK);
  942. IWL_WARN(priv, " with FH_INT = 0x%08x\n", inta_fh);
  943. }
  944. /* Re-enable all interrupts */
  945. /* only Re-enable if diabled by irq */
  946. if (test_bit(STATUS_INT_ENABLED, &priv->status))
  947. iwl_enable_interrupts(priv);
  948. #ifdef CONFIG_IWLWIFI_DEBUG
  949. if (priv->debug_level & (IWL_DL_ISR)) {
  950. inta = iwl_read32(priv, CSR_INT);
  951. inta_mask = iwl_read32(priv, CSR_INT_MASK);
  952. inta_fh = iwl_read32(priv, CSR_FH_INT_STATUS);
  953. IWL_DEBUG_ISR(priv, "End inta 0x%08x, enabled 0x%08x, fh 0x%08x, "
  954. "flags 0x%08lx\n", inta, inta_mask, inta_fh, flags);
  955. }
  956. #endif
  957. spin_unlock_irqrestore(&priv->lock, flags);
  958. }
  959. /******************************************************************************
  960. *
  961. * uCode download functions
  962. *
  963. ******************************************************************************/
  964. static void iwl_dealloc_ucode_pci(struct iwl_priv *priv)
  965. {
  966. iwl_free_fw_desc(priv->pci_dev, &priv->ucode_code);
  967. iwl_free_fw_desc(priv->pci_dev, &priv->ucode_data);
  968. iwl_free_fw_desc(priv->pci_dev, &priv->ucode_data_backup);
  969. iwl_free_fw_desc(priv->pci_dev, &priv->ucode_init);
  970. iwl_free_fw_desc(priv->pci_dev, &priv->ucode_init_data);
  971. iwl_free_fw_desc(priv->pci_dev, &priv->ucode_boot);
  972. }
  973. static void iwl_nic_start(struct iwl_priv *priv)
  974. {
  975. /* Remove all resets to allow NIC to operate */
  976. iwl_write32(priv, CSR_RESET, 0);
  977. }
  978. /**
  979. * iwl_read_ucode - Read uCode images from disk file.
  980. *
  981. * Copy into buffers for card to fetch via bus-mastering
  982. */
  983. static int iwl_read_ucode(struct iwl_priv *priv)
  984. {
  985. struct iwl_ucode *ucode;
  986. int ret = -EINVAL, index;
  987. const struct firmware *ucode_raw;
  988. const char *name_pre = priv->cfg->fw_name_pre;
  989. const unsigned int api_max = priv->cfg->ucode_api_max;
  990. const unsigned int api_min = priv->cfg->ucode_api_min;
  991. char buf[25];
  992. u8 *src;
  993. size_t len;
  994. u32 api_ver, inst_size, data_size, init_size, init_data_size, boot_size;
  995. /* Ask kernel firmware_class module to get the boot firmware off disk.
  996. * request_firmware() is synchronous, file is in memory on return. */
  997. for (index = api_max; index >= api_min; index--) {
  998. sprintf(buf, "%s%d%s", name_pre, index, ".ucode");
  999. ret = request_firmware(&ucode_raw, buf, &priv->pci_dev->dev);
  1000. if (ret < 0) {
  1001. IWL_ERR(priv, "%s firmware file req failed: %d\n",
  1002. buf, ret);
  1003. if (ret == -ENOENT)
  1004. continue;
  1005. else
  1006. goto error;
  1007. } else {
  1008. if (index < api_max)
  1009. IWL_ERR(priv, "Loaded firmware %s, "
  1010. "which is deprecated. "
  1011. "Please use API v%u instead.\n",
  1012. buf, api_max);
  1013. IWL_DEBUG_INFO(priv, "Got firmware '%s' file (%zd bytes) from disk\n",
  1014. buf, ucode_raw->size);
  1015. break;
  1016. }
  1017. }
  1018. if (ret < 0)
  1019. goto error;
  1020. /* Make sure that we got at least our header! */
  1021. if (ucode_raw->size < sizeof(*ucode)) {
  1022. IWL_ERR(priv, "File size way too small!\n");
  1023. ret = -EINVAL;
  1024. goto err_release;
  1025. }
  1026. /* Data from ucode file: header followed by uCode images */
  1027. ucode = (void *)ucode_raw->data;
  1028. priv->ucode_ver = le32_to_cpu(ucode->ver);
  1029. api_ver = IWL_UCODE_API(priv->ucode_ver);
  1030. inst_size = le32_to_cpu(ucode->inst_size);
  1031. data_size = le32_to_cpu(ucode->data_size);
  1032. init_size = le32_to_cpu(ucode->init_size);
  1033. init_data_size = le32_to_cpu(ucode->init_data_size);
  1034. boot_size = le32_to_cpu(ucode->boot_size);
  1035. /* api_ver should match the api version forming part of the
  1036. * firmware filename ... but we don't check for that and only rely
  1037. * on the API version read from firmware header from here on forward */
  1038. if (api_ver < api_min || api_ver > api_max) {
  1039. IWL_ERR(priv, "Driver unable to support your firmware API. "
  1040. "Driver supports v%u, firmware is v%u.\n",
  1041. api_max, api_ver);
  1042. priv->ucode_ver = 0;
  1043. ret = -EINVAL;
  1044. goto err_release;
  1045. }
  1046. if (api_ver != api_max)
  1047. IWL_ERR(priv, "Firmware has old API version. Expected v%u, "
  1048. "got v%u. New firmware can be obtained "
  1049. "from http://www.intellinuxwireless.org.\n",
  1050. api_max, api_ver);
  1051. IWL_INFO(priv, "loaded firmware version %u.%u.%u.%u\n",
  1052. IWL_UCODE_MAJOR(priv->ucode_ver),
  1053. IWL_UCODE_MINOR(priv->ucode_ver),
  1054. IWL_UCODE_API(priv->ucode_ver),
  1055. IWL_UCODE_SERIAL(priv->ucode_ver));
  1056. IWL_DEBUG_INFO(priv, "f/w package hdr ucode version raw = 0x%x\n",
  1057. priv->ucode_ver);
  1058. IWL_DEBUG_INFO(priv, "f/w package hdr runtime inst size = %u\n",
  1059. inst_size);
  1060. IWL_DEBUG_INFO(priv, "f/w package hdr runtime data size = %u\n",
  1061. data_size);
  1062. IWL_DEBUG_INFO(priv, "f/w package hdr init inst size = %u\n",
  1063. init_size);
  1064. IWL_DEBUG_INFO(priv, "f/w package hdr init data size = %u\n",
  1065. init_data_size);
  1066. IWL_DEBUG_INFO(priv, "f/w package hdr boot inst size = %u\n",
  1067. boot_size);
  1068. /* Verify size of file vs. image size info in file's header */
  1069. if (ucode_raw->size < sizeof(*ucode) +
  1070. inst_size + data_size + init_size +
  1071. init_data_size + boot_size) {
  1072. IWL_DEBUG_INFO(priv, "uCode file size %d too small\n",
  1073. (int)ucode_raw->size);
  1074. ret = -EINVAL;
  1075. goto err_release;
  1076. }
  1077. /* Verify that uCode images will fit in card's SRAM */
  1078. if (inst_size > priv->hw_params.max_inst_size) {
  1079. IWL_DEBUG_INFO(priv, "uCode instr len %d too large to fit in\n",
  1080. inst_size);
  1081. ret = -EINVAL;
  1082. goto err_release;
  1083. }
  1084. if (data_size > priv->hw_params.max_data_size) {
  1085. IWL_DEBUG_INFO(priv, "uCode data len %d too large to fit in\n",
  1086. data_size);
  1087. ret = -EINVAL;
  1088. goto err_release;
  1089. }
  1090. if (init_size > priv->hw_params.max_inst_size) {
  1091. IWL_INFO(priv, "uCode init instr len %d too large to fit in\n",
  1092. init_size);
  1093. ret = -EINVAL;
  1094. goto err_release;
  1095. }
  1096. if (init_data_size > priv->hw_params.max_data_size) {
  1097. IWL_INFO(priv, "uCode init data len %d too large to fit in\n",
  1098. init_data_size);
  1099. ret = -EINVAL;
  1100. goto err_release;
  1101. }
  1102. if (boot_size > priv->hw_params.max_bsm_size) {
  1103. IWL_INFO(priv, "uCode boot instr len %d too large to fit in\n",
  1104. boot_size);
  1105. ret = -EINVAL;
  1106. goto err_release;
  1107. }
  1108. /* Allocate ucode buffers for card's bus-master loading ... */
  1109. /* Runtime instructions and 2 copies of data:
  1110. * 1) unmodified from disk
  1111. * 2) backup cache for save/restore during power-downs */
  1112. priv->ucode_code.len = inst_size;
  1113. iwl_alloc_fw_desc(priv->pci_dev, &priv->ucode_code);
  1114. priv->ucode_data.len = data_size;
  1115. iwl_alloc_fw_desc(priv->pci_dev, &priv->ucode_data);
  1116. priv->ucode_data_backup.len = data_size;
  1117. iwl_alloc_fw_desc(priv->pci_dev, &priv->ucode_data_backup);
  1118. if (!priv->ucode_code.v_addr || !priv->ucode_data.v_addr ||
  1119. !priv->ucode_data_backup.v_addr)
  1120. goto err_pci_alloc;
  1121. /* Initialization instructions and data */
  1122. if (init_size && init_data_size) {
  1123. priv->ucode_init.len = init_size;
  1124. iwl_alloc_fw_desc(priv->pci_dev, &priv->ucode_init);
  1125. priv->ucode_init_data.len = init_data_size;
  1126. iwl_alloc_fw_desc(priv->pci_dev, &priv->ucode_init_data);
  1127. if (!priv->ucode_init.v_addr || !priv->ucode_init_data.v_addr)
  1128. goto err_pci_alloc;
  1129. }
  1130. /* Bootstrap (instructions only, no data) */
  1131. if (boot_size) {
  1132. priv->ucode_boot.len = boot_size;
  1133. iwl_alloc_fw_desc(priv->pci_dev, &priv->ucode_boot);
  1134. if (!priv->ucode_boot.v_addr)
  1135. goto err_pci_alloc;
  1136. }
  1137. /* Copy images into buffers for card's bus-master reads ... */
  1138. /* Runtime instructions (first block of data in file) */
  1139. src = &ucode->data[0];
  1140. len = priv->ucode_code.len;
  1141. IWL_DEBUG_INFO(priv, "Copying (but not loading) uCode instr len %Zd\n", len);
  1142. memcpy(priv->ucode_code.v_addr, src, len);
  1143. IWL_DEBUG_INFO(priv, "uCode instr buf vaddr = 0x%p, paddr = 0x%08x\n",
  1144. priv->ucode_code.v_addr, (u32)priv->ucode_code.p_addr);
  1145. /* Runtime data (2nd block)
  1146. * NOTE: Copy into backup buffer will be done in iwl_up() */
  1147. src = &ucode->data[inst_size];
  1148. len = priv->ucode_data.len;
  1149. IWL_DEBUG_INFO(priv, "Copying (but not loading) uCode data len %Zd\n", len);
  1150. memcpy(priv->ucode_data.v_addr, src, len);
  1151. memcpy(priv->ucode_data_backup.v_addr, src, len);
  1152. /* Initialization instructions (3rd block) */
  1153. if (init_size) {
  1154. src = &ucode->data[inst_size + data_size];
  1155. len = priv->ucode_init.len;
  1156. IWL_DEBUG_INFO(priv, "Copying (but not loading) init instr len %Zd\n",
  1157. len);
  1158. memcpy(priv->ucode_init.v_addr, src, len);
  1159. }
  1160. /* Initialization data (4th block) */
  1161. if (init_data_size) {
  1162. src = &ucode->data[inst_size + data_size + init_size];
  1163. len = priv->ucode_init_data.len;
  1164. IWL_DEBUG_INFO(priv, "Copying (but not loading) init data len %Zd\n",
  1165. len);
  1166. memcpy(priv->ucode_init_data.v_addr, src, len);
  1167. }
  1168. /* Bootstrap instructions (5th block) */
  1169. src = &ucode->data[inst_size + data_size + init_size + init_data_size];
  1170. len = priv->ucode_boot.len;
  1171. IWL_DEBUG_INFO(priv, "Copying (but not loading) boot instr len %Zd\n", len);
  1172. memcpy(priv->ucode_boot.v_addr, src, len);
  1173. /* We have our copies now, allow OS release its copies */
  1174. release_firmware(ucode_raw);
  1175. return 0;
  1176. err_pci_alloc:
  1177. IWL_ERR(priv, "failed to allocate pci memory\n");
  1178. ret = -ENOMEM;
  1179. iwl_dealloc_ucode_pci(priv);
  1180. err_release:
  1181. release_firmware(ucode_raw);
  1182. error:
  1183. return ret;
  1184. }
  1185. /**
  1186. * iwl_alive_start - called after REPLY_ALIVE notification received
  1187. * from protocol/runtime uCode (initialization uCode's
  1188. * Alive gets handled by iwl_init_alive_start()).
  1189. */
  1190. static void iwl_alive_start(struct iwl_priv *priv)
  1191. {
  1192. int ret = 0;
  1193. IWL_DEBUG_INFO(priv, "Runtime Alive received.\n");
  1194. if (priv->card_alive.is_valid != UCODE_VALID_OK) {
  1195. /* We had an error bringing up the hardware, so take it
  1196. * all the way back down so we can try again */
  1197. IWL_DEBUG_INFO(priv, "Alive failed.\n");
  1198. goto restart;
  1199. }
  1200. /* Initialize uCode has loaded Runtime uCode ... verify inst image.
  1201. * This is a paranoid check, because we would not have gotten the
  1202. * "runtime" alive if code weren't properly loaded. */
  1203. if (iwl_verify_ucode(priv)) {
  1204. /* Runtime instruction load was bad;
  1205. * take it all the way back down so we can try again */
  1206. IWL_DEBUG_INFO(priv, "Bad runtime uCode load.\n");
  1207. goto restart;
  1208. }
  1209. priv->cfg->ops->smgmt->clear_station_table(priv);
  1210. ret = priv->cfg->ops->lib->alive_notify(priv);
  1211. if (ret) {
  1212. IWL_WARN(priv,
  1213. "Could not complete ALIVE transition [ntf]: %d\n", ret);
  1214. goto restart;
  1215. }
  1216. /* After the ALIVE response, we can send host commands to the uCode */
  1217. set_bit(STATUS_ALIVE, &priv->status);
  1218. if (iwl_is_rfkill(priv))
  1219. return;
  1220. ieee80211_wake_queues(priv->hw);
  1221. priv->active_rate = priv->rates_mask;
  1222. priv->active_rate_basic = priv->rates_mask & IWL_BASIC_RATES_MASK;
  1223. if (iwl_is_associated(priv)) {
  1224. struct iwl_rxon_cmd *active_rxon =
  1225. (struct iwl_rxon_cmd *)&priv->active_rxon;
  1226. /* apply any changes in staging */
  1227. priv->staging_rxon.filter_flags |= RXON_FILTER_ASSOC_MSK;
  1228. active_rxon->filter_flags &= ~RXON_FILTER_ASSOC_MSK;
  1229. } else {
  1230. /* Initialize our rx_config data */
  1231. iwl_connection_init_rx_config(priv, priv->iw_mode);
  1232. if (priv->cfg->ops->hcmd->set_rxon_chain)
  1233. priv->cfg->ops->hcmd->set_rxon_chain(priv);
  1234. memcpy(priv->staging_rxon.node_addr, priv->mac_addr, ETH_ALEN);
  1235. }
  1236. /* Configure Bluetooth device coexistence support */
  1237. iwl_send_bt_config(priv);
  1238. iwl_reset_run_time_calib(priv);
  1239. /* Configure the adapter for unassociated operation */
  1240. iwlcore_commit_rxon(priv);
  1241. /* At this point, the NIC is initialized and operational */
  1242. iwl_rf_kill_ct_config(priv);
  1243. iwl_leds_register(priv);
  1244. IWL_DEBUG_INFO(priv, "ALIVE processing complete.\n");
  1245. set_bit(STATUS_READY, &priv->status);
  1246. wake_up_interruptible(&priv->wait_command_queue);
  1247. if (priv->error_recovering)
  1248. iwl_error_recovery(priv);
  1249. iwl_power_update_mode(priv, 1);
  1250. /* reassociate for ADHOC mode */
  1251. if (priv->vif && (priv->iw_mode == NL80211_IFTYPE_ADHOC)) {
  1252. struct sk_buff *beacon = ieee80211_beacon_get(priv->hw,
  1253. priv->vif);
  1254. if (beacon)
  1255. iwl_mac_beacon_update(priv->hw, beacon);
  1256. }
  1257. if (test_and_clear_bit(STATUS_MODE_PENDING, &priv->status))
  1258. iwl_set_mode(priv, priv->iw_mode);
  1259. return;
  1260. restart:
  1261. queue_work(priv->workqueue, &priv->restart);
  1262. }
  1263. static void iwl_cancel_deferred_work(struct iwl_priv *priv);
  1264. static void __iwl_down(struct iwl_priv *priv)
  1265. {
  1266. unsigned long flags;
  1267. int exit_pending = test_bit(STATUS_EXIT_PENDING, &priv->status);
  1268. IWL_DEBUG_INFO(priv, DRV_NAME " is going down\n");
  1269. if (!exit_pending)
  1270. set_bit(STATUS_EXIT_PENDING, &priv->status);
  1271. iwl_leds_unregister(priv);
  1272. priv->cfg->ops->smgmt->clear_station_table(priv);
  1273. /* Unblock any waiting calls */
  1274. wake_up_interruptible_all(&priv->wait_command_queue);
  1275. /* Wipe out the EXIT_PENDING status bit if we are not actually
  1276. * exiting the module */
  1277. if (!exit_pending)
  1278. clear_bit(STATUS_EXIT_PENDING, &priv->status);
  1279. /* stop and reset the on-board processor */
  1280. iwl_write32(priv, CSR_RESET, CSR_RESET_REG_FLAG_NEVO_RESET);
  1281. /* tell the device to stop sending interrupts */
  1282. spin_lock_irqsave(&priv->lock, flags);
  1283. iwl_disable_interrupts(priv);
  1284. spin_unlock_irqrestore(&priv->lock, flags);
  1285. iwl_synchronize_irq(priv);
  1286. if (priv->mac80211_registered)
  1287. ieee80211_stop_queues(priv->hw);
  1288. /* If we have not previously called iwl_init() then
  1289. * clear all bits but the RF Kill bits and return */
  1290. if (!iwl_is_init(priv)) {
  1291. priv->status = test_bit(STATUS_RF_KILL_HW, &priv->status) <<
  1292. STATUS_RF_KILL_HW |
  1293. test_bit(STATUS_RF_KILL_SW, &priv->status) <<
  1294. STATUS_RF_KILL_SW |
  1295. test_bit(STATUS_GEO_CONFIGURED, &priv->status) <<
  1296. STATUS_GEO_CONFIGURED |
  1297. test_bit(STATUS_EXIT_PENDING, &priv->status) <<
  1298. STATUS_EXIT_PENDING;
  1299. goto exit;
  1300. }
  1301. /* ...otherwise clear out all the status bits but the RF Kill
  1302. * bits and continue taking the NIC down. */
  1303. priv->status &= test_bit(STATUS_RF_KILL_HW, &priv->status) <<
  1304. STATUS_RF_KILL_HW |
  1305. test_bit(STATUS_RF_KILL_SW, &priv->status) <<
  1306. STATUS_RF_KILL_SW |
  1307. test_bit(STATUS_GEO_CONFIGURED, &priv->status) <<
  1308. STATUS_GEO_CONFIGURED |
  1309. test_bit(STATUS_FW_ERROR, &priv->status) <<
  1310. STATUS_FW_ERROR |
  1311. test_bit(STATUS_EXIT_PENDING, &priv->status) <<
  1312. STATUS_EXIT_PENDING;
  1313. spin_lock_irqsave(&priv->lock, flags);
  1314. iwl_clear_bit(priv, CSR_GP_CNTRL,
  1315. CSR_GP_CNTRL_REG_FLAG_MAC_ACCESS_REQ);
  1316. spin_unlock_irqrestore(&priv->lock, flags);
  1317. iwl_txq_ctx_stop(priv);
  1318. iwl_rxq_stop(priv);
  1319. spin_lock_irqsave(&priv->lock, flags);
  1320. if (!iwl_grab_nic_access(priv)) {
  1321. iwl_write_prph(priv, APMG_CLK_DIS_REG,
  1322. APMG_CLK_VAL_DMA_CLK_RQT);
  1323. iwl_release_nic_access(priv);
  1324. }
  1325. spin_unlock_irqrestore(&priv->lock, flags);
  1326. udelay(5);
  1327. /* FIXME: apm_ops.suspend(priv) */
  1328. if (exit_pending)
  1329. priv->cfg->ops->lib->apm_ops.stop(priv);
  1330. else
  1331. priv->cfg->ops->lib->apm_ops.reset(priv);
  1332. exit:
  1333. memset(&priv->card_alive, 0, sizeof(struct iwl_alive_resp));
  1334. if (priv->ibss_beacon)
  1335. dev_kfree_skb(priv->ibss_beacon);
  1336. priv->ibss_beacon = NULL;
  1337. /* clear out any free frames */
  1338. iwl_clear_free_frames(priv);
  1339. }
  1340. static void iwl_down(struct iwl_priv *priv)
  1341. {
  1342. mutex_lock(&priv->mutex);
  1343. __iwl_down(priv);
  1344. mutex_unlock(&priv->mutex);
  1345. iwl_cancel_deferred_work(priv);
  1346. }
  1347. #define MAX_HW_RESTARTS 5
  1348. static int __iwl_up(struct iwl_priv *priv)
  1349. {
  1350. int i;
  1351. int ret;
  1352. if (test_bit(STATUS_EXIT_PENDING, &priv->status)) {
  1353. IWL_WARN(priv, "Exit pending; will not bring the NIC up\n");
  1354. return -EIO;
  1355. }
  1356. if (!priv->ucode_data_backup.v_addr || !priv->ucode_data.v_addr) {
  1357. IWL_ERR(priv, "ucode not available for device bringup\n");
  1358. return -EIO;
  1359. }
  1360. /* If platform's RF_KILL switch is NOT set to KILL */
  1361. if (iwl_read32(priv, CSR_GP_CNTRL) & CSR_GP_CNTRL_REG_FLAG_HW_RF_KILL_SW)
  1362. clear_bit(STATUS_RF_KILL_HW, &priv->status);
  1363. else
  1364. set_bit(STATUS_RF_KILL_HW, &priv->status);
  1365. if (iwl_is_rfkill(priv)) {
  1366. iwl_enable_interrupts(priv);
  1367. IWL_WARN(priv, "Radio disabled by %s RF Kill switch\n",
  1368. test_bit(STATUS_RF_KILL_HW, &priv->status) ? "HW" : "SW");
  1369. return 0;
  1370. }
  1371. iwl_write32(priv, CSR_INT, 0xFFFFFFFF);
  1372. ret = iwl_hw_nic_init(priv);
  1373. if (ret) {
  1374. IWL_ERR(priv, "Unable to init nic\n");
  1375. return ret;
  1376. }
  1377. /* make sure rfkill handshake bits are cleared */
  1378. iwl_write32(priv, CSR_UCODE_DRV_GP1_CLR, CSR_UCODE_SW_BIT_RFKILL);
  1379. iwl_write32(priv, CSR_UCODE_DRV_GP1_CLR,
  1380. CSR_UCODE_DRV_GP1_BIT_CMD_BLOCKED);
  1381. /* clear (again), then enable host interrupts */
  1382. iwl_write32(priv, CSR_INT, 0xFFFFFFFF);
  1383. iwl_enable_interrupts(priv);
  1384. /* really make sure rfkill handshake bits are cleared */
  1385. iwl_write32(priv, CSR_UCODE_DRV_GP1_CLR, CSR_UCODE_SW_BIT_RFKILL);
  1386. iwl_write32(priv, CSR_UCODE_DRV_GP1_CLR, CSR_UCODE_SW_BIT_RFKILL);
  1387. /* Copy original ucode data image from disk into backup cache.
  1388. * This will be used to initialize the on-board processor's
  1389. * data SRAM for a clean start when the runtime program first loads. */
  1390. memcpy(priv->ucode_data_backup.v_addr, priv->ucode_data.v_addr,
  1391. priv->ucode_data.len);
  1392. for (i = 0; i < MAX_HW_RESTARTS; i++) {
  1393. priv->cfg->ops->smgmt->clear_station_table(priv);
  1394. /* load bootstrap state machine,
  1395. * load bootstrap program into processor's memory,
  1396. * prepare to load the "initialize" uCode */
  1397. ret = priv->cfg->ops->lib->load_ucode(priv);
  1398. if (ret) {
  1399. IWL_ERR(priv, "Unable to set up bootstrap uCode: %d\n",
  1400. ret);
  1401. continue;
  1402. }
  1403. /* Clear out the uCode error bit if it is set */
  1404. clear_bit(STATUS_FW_ERROR, &priv->status);
  1405. /* start card; "initialize" will load runtime ucode */
  1406. iwl_nic_start(priv);
  1407. IWL_DEBUG_INFO(priv, DRV_NAME " is coming up\n");
  1408. return 0;
  1409. }
  1410. set_bit(STATUS_EXIT_PENDING, &priv->status);
  1411. __iwl_down(priv);
  1412. clear_bit(STATUS_EXIT_PENDING, &priv->status);
  1413. /* tried to restart and config the device for as long as our
  1414. * patience could withstand */
  1415. IWL_ERR(priv, "Unable to initialize device after %d attempts.\n", i);
  1416. return -EIO;
  1417. }
  1418. /*****************************************************************************
  1419. *
  1420. * Workqueue callbacks
  1421. *
  1422. *****************************************************************************/
  1423. static void iwl_bg_init_alive_start(struct work_struct *data)
  1424. {
  1425. struct iwl_priv *priv =
  1426. container_of(data, struct iwl_priv, init_alive_start.work);
  1427. if (test_bit(STATUS_EXIT_PENDING, &priv->status))
  1428. return;
  1429. mutex_lock(&priv->mutex);
  1430. priv->cfg->ops->lib->init_alive_start(priv);
  1431. mutex_unlock(&priv->mutex);
  1432. }
  1433. static void iwl_bg_alive_start(struct work_struct *data)
  1434. {
  1435. struct iwl_priv *priv =
  1436. container_of(data, struct iwl_priv, alive_start.work);
  1437. if (test_bit(STATUS_EXIT_PENDING, &priv->status))
  1438. return;
  1439. mutex_lock(&priv->mutex);
  1440. iwl_alive_start(priv);
  1441. mutex_unlock(&priv->mutex);
  1442. }
  1443. static void iwl_bg_run_time_calib_work(struct work_struct *work)
  1444. {
  1445. struct iwl_priv *priv = container_of(work, struct iwl_priv,
  1446. run_time_calib_work);
  1447. mutex_lock(&priv->mutex);
  1448. if (test_bit(STATUS_EXIT_PENDING, &priv->status) ||
  1449. test_bit(STATUS_SCANNING, &priv->status)) {
  1450. mutex_unlock(&priv->mutex);
  1451. return;
  1452. }
  1453. if (priv->start_calib) {
  1454. iwl_chain_noise_calibration(priv, &priv->statistics);
  1455. iwl_sensitivity_calibration(priv, &priv->statistics);
  1456. }
  1457. mutex_unlock(&priv->mutex);
  1458. return;
  1459. }
  1460. static void iwl_bg_up(struct work_struct *data)
  1461. {
  1462. struct iwl_priv *priv = container_of(data, struct iwl_priv, up);
  1463. if (test_bit(STATUS_EXIT_PENDING, &priv->status))
  1464. return;
  1465. mutex_lock(&priv->mutex);
  1466. __iwl_up(priv);
  1467. mutex_unlock(&priv->mutex);
  1468. iwl_rfkill_set_hw_state(priv);
  1469. }
  1470. static void iwl_bg_restart(struct work_struct *data)
  1471. {
  1472. struct iwl_priv *priv = container_of(data, struct iwl_priv, restart);
  1473. if (test_bit(STATUS_EXIT_PENDING, &priv->status))
  1474. return;
  1475. iwl_down(priv);
  1476. queue_work(priv->workqueue, &priv->up);
  1477. }
  1478. static void iwl_bg_rx_replenish(struct work_struct *data)
  1479. {
  1480. struct iwl_priv *priv =
  1481. container_of(data, struct iwl_priv, rx_replenish);
  1482. if (test_bit(STATUS_EXIT_PENDING, &priv->status))
  1483. return;
  1484. mutex_lock(&priv->mutex);
  1485. iwl_rx_replenish(priv);
  1486. mutex_unlock(&priv->mutex);
  1487. }
  1488. #define IWL_DELAY_NEXT_SCAN (HZ*2)
  1489. void iwl_post_associate(struct iwl_priv *priv)
  1490. {
  1491. struct ieee80211_conf *conf = NULL;
  1492. int ret = 0;
  1493. unsigned long flags;
  1494. if (priv->iw_mode == NL80211_IFTYPE_AP) {
  1495. IWL_ERR(priv, "%s Should not be called in AP mode\n", __func__);
  1496. return;
  1497. }
  1498. IWL_DEBUG_ASSOC(priv, "Associated as %d to: %pM\n",
  1499. priv->assoc_id, priv->active_rxon.bssid_addr);
  1500. if (test_bit(STATUS_EXIT_PENDING, &priv->status))
  1501. return;
  1502. if (!priv->vif || !priv->is_open)
  1503. return;
  1504. iwl_power_cancel_timeout(priv);
  1505. iwl_scan_cancel_timeout(priv, 200);
  1506. conf = ieee80211_get_hw_conf(priv->hw);
  1507. priv->staging_rxon.filter_flags &= ~RXON_FILTER_ASSOC_MSK;
  1508. iwlcore_commit_rxon(priv);
  1509. iwl_setup_rxon_timing(priv);
  1510. ret = iwl_send_cmd_pdu(priv, REPLY_RXON_TIMING,
  1511. sizeof(priv->rxon_timing), &priv->rxon_timing);
  1512. if (ret)
  1513. IWL_WARN(priv, "REPLY_RXON_TIMING failed - "
  1514. "Attempting to continue.\n");
  1515. priv->staging_rxon.filter_flags |= RXON_FILTER_ASSOC_MSK;
  1516. iwl_set_rxon_ht(priv, &priv->current_ht_config);
  1517. if (priv->cfg->ops->hcmd->set_rxon_chain)
  1518. priv->cfg->ops->hcmd->set_rxon_chain(priv);
  1519. priv->staging_rxon.assoc_id = cpu_to_le16(priv->assoc_id);
  1520. IWL_DEBUG_ASSOC(priv, "assoc id %d beacon interval %d\n",
  1521. priv->assoc_id, priv->beacon_int);
  1522. if (priv->assoc_capability & WLAN_CAPABILITY_SHORT_PREAMBLE)
  1523. priv->staging_rxon.flags |= RXON_FLG_SHORT_PREAMBLE_MSK;
  1524. else
  1525. priv->staging_rxon.flags &= ~RXON_FLG_SHORT_PREAMBLE_MSK;
  1526. if (priv->staging_rxon.flags & RXON_FLG_BAND_24G_MSK) {
  1527. if (priv->assoc_capability & WLAN_CAPABILITY_SHORT_SLOT_TIME)
  1528. priv->staging_rxon.flags |= RXON_FLG_SHORT_SLOT_MSK;
  1529. else
  1530. priv->staging_rxon.flags &= ~RXON_FLG_SHORT_SLOT_MSK;
  1531. if (priv->iw_mode == NL80211_IFTYPE_ADHOC)
  1532. priv->staging_rxon.flags &= ~RXON_FLG_SHORT_SLOT_MSK;
  1533. }
  1534. iwlcore_commit_rxon(priv);
  1535. switch (priv->iw_mode) {
  1536. case NL80211_IFTYPE_STATION:
  1537. break;
  1538. case NL80211_IFTYPE_ADHOC:
  1539. /* assume default assoc id */
  1540. priv->assoc_id = 1;
  1541. iwl_rxon_add_station(priv, priv->bssid, 0);
  1542. iwl_send_beacon_cmd(priv);
  1543. break;
  1544. default:
  1545. IWL_ERR(priv, "%s Should not be called in %d mode\n",
  1546. __func__, priv->iw_mode);
  1547. break;
  1548. }
  1549. if (priv->iw_mode == NL80211_IFTYPE_ADHOC)
  1550. priv->assoc_station_added = 1;
  1551. spin_lock_irqsave(&priv->lock, flags);
  1552. iwl_activate_qos(priv, 0);
  1553. spin_unlock_irqrestore(&priv->lock, flags);
  1554. /* the chain noise calibration will enabled PM upon completion
  1555. * If chain noise has already been run, then we need to enable
  1556. * power management here */
  1557. if (priv->chain_noise_data.state == IWL_CHAIN_NOISE_DONE)
  1558. iwl_power_enable_management(priv);
  1559. /* Enable Rx differential gain and sensitivity calibrations */
  1560. iwl_chain_noise_reset(priv);
  1561. priv->start_calib = 1;
  1562. }
  1563. /*****************************************************************************
  1564. *
  1565. * mac80211 entry point functions
  1566. *
  1567. *****************************************************************************/
  1568. #define UCODE_READY_TIMEOUT (4 * HZ)
  1569. static int iwl_mac_start(struct ieee80211_hw *hw)
  1570. {
  1571. struct iwl_priv *priv = hw->priv;
  1572. int ret;
  1573. IWL_DEBUG_MAC80211(priv, "enter\n");
  1574. /* we should be verifying the device is ready to be opened */
  1575. mutex_lock(&priv->mutex);
  1576. memset(&priv->staging_rxon, 0, sizeof(struct iwl_rxon_cmd));
  1577. /* fetch ucode file from disk, alloc and copy to bus-master buffers ...
  1578. * ucode filename and max sizes are card-specific. */
  1579. if (!priv->ucode_code.len) {
  1580. ret = iwl_read_ucode(priv);
  1581. if (ret) {
  1582. IWL_ERR(priv, "Could not read microcode: %d\n", ret);
  1583. mutex_unlock(&priv->mutex);
  1584. return ret;
  1585. }
  1586. }
  1587. ret = __iwl_up(priv);
  1588. mutex_unlock(&priv->mutex);
  1589. iwl_rfkill_set_hw_state(priv);
  1590. if (ret)
  1591. return ret;
  1592. if (iwl_is_rfkill(priv))
  1593. goto out;
  1594. IWL_DEBUG_INFO(priv, "Start UP work done.\n");
  1595. /* Wait for START_ALIVE from Run Time ucode. Otherwise callbacks from
  1596. * mac80211 will not be run successfully. */
  1597. ret = wait_event_interruptible_timeout(priv->wait_command_queue,
  1598. test_bit(STATUS_READY, &priv->status),
  1599. UCODE_READY_TIMEOUT);
  1600. if (!ret) {
  1601. if (!test_bit(STATUS_READY, &priv->status)) {
  1602. IWL_ERR(priv, "START_ALIVE timeout after %dms.\n",
  1603. jiffies_to_msecs(UCODE_READY_TIMEOUT));
  1604. return -ETIMEDOUT;
  1605. }
  1606. }
  1607. out:
  1608. priv->is_open = 1;
  1609. IWL_DEBUG_MAC80211(priv, "leave\n");
  1610. return 0;
  1611. }
  1612. static void iwl_mac_stop(struct ieee80211_hw *hw)
  1613. {
  1614. struct iwl_priv *priv = hw->priv;
  1615. IWL_DEBUG_MAC80211(priv, "enter\n");
  1616. if (!priv->is_open) {
  1617. IWL_DEBUG_MAC80211(priv, "leave - skip\n");
  1618. return;
  1619. }
  1620. priv->is_open = 0;
  1621. if (iwl_is_ready_rf(priv)) {
  1622. /* stop mac, cancel any scan request and clear
  1623. * RXON_FILTER_ASSOC_MSK BIT
  1624. */
  1625. mutex_lock(&priv->mutex);
  1626. iwl_scan_cancel_timeout(priv, 100);
  1627. mutex_unlock(&priv->mutex);
  1628. }
  1629. iwl_down(priv);
  1630. flush_workqueue(priv->workqueue);
  1631. /* enable interrupts again in order to receive rfkill changes */
  1632. iwl_write32(priv, CSR_INT, 0xFFFFFFFF);
  1633. iwl_enable_interrupts(priv);
  1634. IWL_DEBUG_MAC80211(priv, "leave\n");
  1635. }
  1636. static int iwl_mac_tx(struct ieee80211_hw *hw, struct sk_buff *skb)
  1637. {
  1638. struct iwl_priv *priv = hw->priv;
  1639. IWL_DEBUG_MACDUMP(priv, "enter\n");
  1640. IWL_DEBUG_TX(priv, "dev->xmit(%d bytes) at rate 0x%02x\n", skb->len,
  1641. ieee80211_get_tx_rate(hw, IEEE80211_SKB_CB(skb))->bitrate);
  1642. if (iwl_tx_skb(priv, skb))
  1643. dev_kfree_skb_any(skb);
  1644. IWL_DEBUG_MACDUMP(priv, "leave\n");
  1645. return NETDEV_TX_OK;
  1646. }
  1647. static int iwl_mac_add_interface(struct ieee80211_hw *hw,
  1648. struct ieee80211_if_init_conf *conf)
  1649. {
  1650. struct iwl_priv *priv = hw->priv;
  1651. unsigned long flags;
  1652. IWL_DEBUG_MAC80211(priv, "enter: type %d\n", conf->type);
  1653. if (priv->vif) {
  1654. IWL_DEBUG_MAC80211(priv, "leave - vif != NULL\n");
  1655. return -EOPNOTSUPP;
  1656. }
  1657. spin_lock_irqsave(&priv->lock, flags);
  1658. priv->vif = conf->vif;
  1659. priv->iw_mode = conf->type;
  1660. spin_unlock_irqrestore(&priv->lock, flags);
  1661. mutex_lock(&priv->mutex);
  1662. if (conf->mac_addr) {
  1663. IWL_DEBUG_MAC80211(priv, "Set %pM\n", conf->mac_addr);
  1664. memcpy(priv->mac_addr, conf->mac_addr, ETH_ALEN);
  1665. }
  1666. if (iwl_set_mode(priv, conf->type) == -EAGAIN)
  1667. /* we are not ready, will run again when ready */
  1668. set_bit(STATUS_MODE_PENDING, &priv->status);
  1669. mutex_unlock(&priv->mutex);
  1670. IWL_DEBUG_MAC80211(priv, "leave\n");
  1671. return 0;
  1672. }
  1673. /**
  1674. * iwl_mac_config - mac80211 config callback
  1675. *
  1676. * We ignore conf->flags & IEEE80211_CONF_SHORT_SLOT_TIME since it seems to
  1677. * be set inappropriately and the driver currently sets the hardware up to
  1678. * use it whenever needed.
  1679. */
  1680. static int iwl_mac_config(struct ieee80211_hw *hw, u32 changed)
  1681. {
  1682. struct iwl_priv *priv = hw->priv;
  1683. const struct iwl_channel_info *ch_info;
  1684. struct ieee80211_conf *conf = &hw->conf;
  1685. unsigned long flags = 0;
  1686. int ret = 0;
  1687. u16 ch;
  1688. int scan_active = 0;
  1689. mutex_lock(&priv->mutex);
  1690. IWL_DEBUG_MAC80211(priv, "enter to channel %d changed 0x%X\n",
  1691. conf->channel->hw_value, changed);
  1692. if (unlikely(!priv->cfg->mod_params->disable_hw_scan &&
  1693. test_bit(STATUS_SCANNING, &priv->status))) {
  1694. scan_active = 1;
  1695. IWL_DEBUG_MAC80211(priv, "leave - scanning\n");
  1696. }
  1697. /* during scanning mac80211 will delay channel setting until
  1698. * scan finish with changed = 0
  1699. */
  1700. if (!changed || (changed & IEEE80211_CONF_CHANGE_CHANNEL)) {
  1701. if (scan_active)
  1702. goto set_ch_out;
  1703. ch = ieee80211_frequency_to_channel(conf->channel->center_freq);
  1704. ch_info = iwl_get_channel_info(priv, conf->channel->band, ch);
  1705. if (!is_channel_valid(ch_info)) {
  1706. IWL_DEBUG_MAC80211(priv, "leave - invalid channel\n");
  1707. ret = -EINVAL;
  1708. goto set_ch_out;
  1709. }
  1710. if (priv->iw_mode == NL80211_IFTYPE_ADHOC &&
  1711. !is_channel_ibss(ch_info)) {
  1712. IWL_ERR(priv, "channel %d in band %d not "
  1713. "IBSS channel\n",
  1714. conf->channel->hw_value, conf->channel->band);
  1715. ret = -EINVAL;
  1716. goto set_ch_out;
  1717. }
  1718. priv->current_ht_config.is_ht = conf_is_ht(conf);
  1719. spin_lock_irqsave(&priv->lock, flags);
  1720. /* if we are switching from ht to 2.4 clear flags
  1721. * from any ht related info since 2.4 does not
  1722. * support ht */
  1723. if ((le16_to_cpu(priv->staging_rxon.channel) != ch))
  1724. priv->staging_rxon.flags = 0;
  1725. iwl_set_rxon_channel(priv, conf->channel);
  1726. iwl_set_flags_for_band(priv, conf->channel->band);
  1727. spin_unlock_irqrestore(&priv->lock, flags);
  1728. set_ch_out:
  1729. /* The list of supported rates and rate mask can be different
  1730. * for each band; since the band may have changed, reset
  1731. * the rate mask to what mac80211 lists */
  1732. iwl_set_rate(priv);
  1733. }
  1734. if (changed & IEEE80211_CONF_CHANGE_PS) {
  1735. if (conf->flags & IEEE80211_CONF_PS)
  1736. ret = iwl_power_set_user_mode(priv, IWL_POWER_INDEX_3);
  1737. else
  1738. ret = iwl_power_set_user_mode(priv, IWL_POWER_MODE_CAM);
  1739. if (ret)
  1740. IWL_DEBUG_MAC80211(priv, "Error setting power level\n");
  1741. }
  1742. if (changed & IEEE80211_CONF_CHANGE_POWER) {
  1743. IWL_DEBUG_MAC80211(priv, "TX Power old=%d new=%d\n",
  1744. priv->tx_power_user_lmt, conf->power_level);
  1745. iwl_set_tx_power(priv, conf->power_level, false);
  1746. }
  1747. /* call to ensure that 4965 rx_chain is set properly in monitor mode */
  1748. if (priv->cfg->ops->hcmd->set_rxon_chain)
  1749. priv->cfg->ops->hcmd->set_rxon_chain(priv);
  1750. if (changed & IEEE80211_CONF_CHANGE_RADIO_ENABLED) {
  1751. if (conf->radio_enabled &&
  1752. iwl_radio_kill_sw_enable_radio(priv)) {
  1753. IWL_DEBUG_MAC80211(priv, "leave - RF-KILL - "
  1754. "waiting for uCode\n");
  1755. goto out;
  1756. }
  1757. if (!conf->radio_enabled)
  1758. iwl_radio_kill_sw_disable_radio(priv);
  1759. }
  1760. if (!conf->radio_enabled) {
  1761. IWL_DEBUG_MAC80211(priv, "leave - radio disabled\n");
  1762. goto out;
  1763. }
  1764. if (!iwl_is_ready(priv)) {
  1765. IWL_DEBUG_MAC80211(priv, "leave - not ready\n");
  1766. goto out;
  1767. }
  1768. if (scan_active)
  1769. goto out;
  1770. if (memcmp(&priv->active_rxon,
  1771. &priv->staging_rxon, sizeof(priv->staging_rxon)))
  1772. iwlcore_commit_rxon(priv);
  1773. else
  1774. IWL_DEBUG_INFO(priv, "No re-sending same RXON configuration.\n");
  1775. out:
  1776. IWL_DEBUG_MAC80211(priv, "leave\n");
  1777. mutex_unlock(&priv->mutex);
  1778. return ret;
  1779. }
  1780. static void iwl_config_ap(struct iwl_priv *priv)
  1781. {
  1782. int ret = 0;
  1783. unsigned long flags;
  1784. if (test_bit(STATUS_EXIT_PENDING, &priv->status))
  1785. return;
  1786. /* The following should be done only at AP bring up */
  1787. if (!iwl_is_associated(priv)) {
  1788. /* RXON - unassoc (to set timing command) */
  1789. priv->staging_rxon.filter_flags &= ~RXON_FILTER_ASSOC_MSK;
  1790. iwlcore_commit_rxon(priv);
  1791. /* RXON Timing */
  1792. iwl_setup_rxon_timing(priv);
  1793. ret = iwl_send_cmd_pdu(priv, REPLY_RXON_TIMING,
  1794. sizeof(priv->rxon_timing), &priv->rxon_timing);
  1795. if (ret)
  1796. IWL_WARN(priv, "REPLY_RXON_TIMING failed - "
  1797. "Attempting to continue.\n");
  1798. if (priv->cfg->ops->hcmd->set_rxon_chain)
  1799. priv->cfg->ops->hcmd->set_rxon_chain(priv);
  1800. /* FIXME: what should be the assoc_id for AP? */
  1801. priv->staging_rxon.assoc_id = cpu_to_le16(priv->assoc_id);
  1802. if (priv->assoc_capability & WLAN_CAPABILITY_SHORT_PREAMBLE)
  1803. priv->staging_rxon.flags |=
  1804. RXON_FLG_SHORT_PREAMBLE_MSK;
  1805. else
  1806. priv->staging_rxon.flags &=
  1807. ~RXON_FLG_SHORT_PREAMBLE_MSK;
  1808. if (priv->staging_rxon.flags & RXON_FLG_BAND_24G_MSK) {
  1809. if (priv->assoc_capability &
  1810. WLAN_CAPABILITY_SHORT_SLOT_TIME)
  1811. priv->staging_rxon.flags |=
  1812. RXON_FLG_SHORT_SLOT_MSK;
  1813. else
  1814. priv->staging_rxon.flags &=
  1815. ~RXON_FLG_SHORT_SLOT_MSK;
  1816. if (priv->iw_mode == NL80211_IFTYPE_ADHOC)
  1817. priv->staging_rxon.flags &=
  1818. ~RXON_FLG_SHORT_SLOT_MSK;
  1819. }
  1820. /* restore RXON assoc */
  1821. priv->staging_rxon.filter_flags |= RXON_FILTER_ASSOC_MSK;
  1822. iwlcore_commit_rxon(priv);
  1823. spin_lock_irqsave(&priv->lock, flags);
  1824. iwl_activate_qos(priv, 1);
  1825. spin_unlock_irqrestore(&priv->lock, flags);
  1826. iwl_rxon_add_station(priv, iwl_bcast_addr, 0);
  1827. }
  1828. iwl_send_beacon_cmd(priv);
  1829. /* FIXME - we need to add code here to detect a totally new
  1830. * configuration, reset the AP, unassoc, rxon timing, assoc,
  1831. * clear sta table, add BCAST sta... */
  1832. }
  1833. static int iwl_mac_config_interface(struct ieee80211_hw *hw,
  1834. struct ieee80211_vif *vif,
  1835. struct ieee80211_if_conf *conf)
  1836. {
  1837. struct iwl_priv *priv = hw->priv;
  1838. int rc;
  1839. if (conf == NULL)
  1840. return -EIO;
  1841. if (priv->vif != vif) {
  1842. IWL_DEBUG_MAC80211(priv, "leave - priv->vif != vif\n");
  1843. return 0;
  1844. }
  1845. if (priv->iw_mode == NL80211_IFTYPE_ADHOC &&
  1846. conf->changed & IEEE80211_IFCC_BEACON) {
  1847. struct sk_buff *beacon = ieee80211_beacon_get(hw, vif);
  1848. if (!beacon)
  1849. return -ENOMEM;
  1850. mutex_lock(&priv->mutex);
  1851. rc = iwl_mac_beacon_update(hw, beacon);
  1852. mutex_unlock(&priv->mutex);
  1853. if (rc)
  1854. return rc;
  1855. }
  1856. if (!iwl_is_alive(priv))
  1857. return -EAGAIN;
  1858. mutex_lock(&priv->mutex);
  1859. if (conf->bssid)
  1860. IWL_DEBUG_MAC80211(priv, "bssid: %pM\n", conf->bssid);
  1861. /*
  1862. * very dubious code was here; the probe filtering flag is never set:
  1863. *
  1864. if (unlikely(test_bit(STATUS_SCANNING, &priv->status)) &&
  1865. !(priv->hw->flags & IEEE80211_HW_NO_PROBE_FILTERING)) {
  1866. */
  1867. if (priv->iw_mode == NL80211_IFTYPE_AP) {
  1868. if (!conf->bssid) {
  1869. conf->bssid = priv->mac_addr;
  1870. memcpy(priv->bssid, priv->mac_addr, ETH_ALEN);
  1871. IWL_DEBUG_MAC80211(priv, "bssid was set to: %pM\n",
  1872. conf->bssid);
  1873. }
  1874. if (priv->ibss_beacon)
  1875. dev_kfree_skb(priv->ibss_beacon);
  1876. priv->ibss_beacon = ieee80211_beacon_get(hw, vif);
  1877. }
  1878. if (iwl_is_rfkill(priv))
  1879. goto done;
  1880. if (conf->bssid && !is_zero_ether_addr(conf->bssid) &&
  1881. !is_multicast_ether_addr(conf->bssid)) {
  1882. /* If there is currently a HW scan going on in the background
  1883. * then we need to cancel it else the RXON below will fail. */
  1884. if (iwl_scan_cancel_timeout(priv, 100)) {
  1885. IWL_WARN(priv, "Aborted scan still in progress "
  1886. "after 100ms\n");
  1887. IWL_DEBUG_MAC80211(priv, "leaving - scan abort failed.\n");
  1888. mutex_unlock(&priv->mutex);
  1889. return -EAGAIN;
  1890. }
  1891. memcpy(priv->staging_rxon.bssid_addr, conf->bssid, ETH_ALEN);
  1892. /* TODO: Audit driver for usage of these members and see
  1893. * if mac80211 deprecates them (priv->bssid looks like it
  1894. * shouldn't be there, but I haven't scanned the IBSS code
  1895. * to verify) - jpk */
  1896. memcpy(priv->bssid, conf->bssid, ETH_ALEN);
  1897. if (priv->iw_mode == NL80211_IFTYPE_AP)
  1898. iwl_config_ap(priv);
  1899. else {
  1900. rc = iwlcore_commit_rxon(priv);
  1901. if ((priv->iw_mode == NL80211_IFTYPE_STATION) && rc)
  1902. iwl_rxon_add_station(
  1903. priv, priv->active_rxon.bssid_addr, 1);
  1904. }
  1905. } else {
  1906. iwl_scan_cancel_timeout(priv, 100);
  1907. priv->staging_rxon.filter_flags &= ~RXON_FILTER_ASSOC_MSK;
  1908. iwlcore_commit_rxon(priv);
  1909. }
  1910. done:
  1911. IWL_DEBUG_MAC80211(priv, "leave\n");
  1912. mutex_unlock(&priv->mutex);
  1913. return 0;
  1914. }
  1915. static void iwl_mac_remove_interface(struct ieee80211_hw *hw,
  1916. struct ieee80211_if_init_conf *conf)
  1917. {
  1918. struct iwl_priv *priv = hw->priv;
  1919. IWL_DEBUG_MAC80211(priv, "enter\n");
  1920. mutex_lock(&priv->mutex);
  1921. if (iwl_is_ready_rf(priv)) {
  1922. iwl_scan_cancel_timeout(priv, 100);
  1923. priv->staging_rxon.filter_flags &= ~RXON_FILTER_ASSOC_MSK;
  1924. iwlcore_commit_rxon(priv);
  1925. }
  1926. if (priv->vif == conf->vif) {
  1927. priv->vif = NULL;
  1928. memset(priv->bssid, 0, ETH_ALEN);
  1929. }
  1930. mutex_unlock(&priv->mutex);
  1931. IWL_DEBUG_MAC80211(priv, "leave\n");
  1932. }
  1933. static void iwl_mac_update_tkip_key(struct ieee80211_hw *hw,
  1934. struct ieee80211_key_conf *keyconf, const u8 *addr,
  1935. u32 iv32, u16 *phase1key)
  1936. {
  1937. struct iwl_priv *priv = hw->priv;
  1938. IWL_DEBUG_MAC80211(priv, "enter\n");
  1939. iwl_update_tkip_key(priv, keyconf, addr, iv32, phase1key);
  1940. IWL_DEBUG_MAC80211(priv, "leave\n");
  1941. }
  1942. static int iwl_mac_set_key(struct ieee80211_hw *hw, enum set_key_cmd cmd,
  1943. struct ieee80211_vif *vif,
  1944. struct ieee80211_sta *sta,
  1945. struct ieee80211_key_conf *key)
  1946. {
  1947. struct iwl_priv *priv = hw->priv;
  1948. const u8 *addr;
  1949. int ret;
  1950. u8 sta_id;
  1951. bool is_default_wep_key = false;
  1952. IWL_DEBUG_MAC80211(priv, "enter\n");
  1953. if (priv->hw_params.sw_crypto) {
  1954. IWL_DEBUG_MAC80211(priv, "leave - hwcrypto disabled\n");
  1955. return -EOPNOTSUPP;
  1956. }
  1957. addr = sta ? sta->addr : iwl_bcast_addr;
  1958. sta_id = priv->cfg->ops->smgmt->find_station(priv, addr);
  1959. if (sta_id == IWL_INVALID_STATION) {
  1960. IWL_DEBUG_MAC80211(priv, "leave - %pM not in station map.\n",
  1961. addr);
  1962. return -EINVAL;
  1963. }
  1964. mutex_lock(&priv->mutex);
  1965. iwl_scan_cancel_timeout(priv, 100);
  1966. mutex_unlock(&priv->mutex);
  1967. /* If we are getting WEP group key and we didn't receive any key mapping
  1968. * so far, we are in legacy wep mode (group key only), otherwise we are
  1969. * in 1X mode.
  1970. * In legacy wep mode, we use another host command to the uCode */
  1971. if (key->alg == ALG_WEP && sta_id == priv->hw_params.bcast_sta_id &&
  1972. priv->iw_mode != NL80211_IFTYPE_AP) {
  1973. if (cmd == SET_KEY)
  1974. is_default_wep_key = !priv->key_mapping_key;
  1975. else
  1976. is_default_wep_key =
  1977. (key->hw_key_idx == HW_KEY_DEFAULT);
  1978. }
  1979. switch (cmd) {
  1980. case SET_KEY:
  1981. if (is_default_wep_key)
  1982. ret = iwl_set_default_wep_key(priv, key);
  1983. else
  1984. ret = iwl_set_dynamic_key(priv, key, sta_id);
  1985. IWL_DEBUG_MAC80211(priv, "enable hwcrypto key\n");
  1986. break;
  1987. case DISABLE_KEY:
  1988. if (is_default_wep_key)
  1989. ret = iwl_remove_default_wep_key(priv, key);
  1990. else
  1991. ret = iwl_remove_dynamic_key(priv, key, sta_id);
  1992. IWL_DEBUG_MAC80211(priv, "disable hwcrypto key\n");
  1993. break;
  1994. default:
  1995. ret = -EINVAL;
  1996. }
  1997. IWL_DEBUG_MAC80211(priv, "leave\n");
  1998. return ret;
  1999. }
  2000. static int iwl_mac_ampdu_action(struct ieee80211_hw *hw,
  2001. enum ieee80211_ampdu_mlme_action action,
  2002. struct ieee80211_sta *sta, u16 tid, u16 *ssn)
  2003. {
  2004. struct iwl_priv *priv = hw->priv;
  2005. int ret;
  2006. IWL_DEBUG_HT(priv, "A-MPDU action on addr %pM tid %d\n",
  2007. sta->addr, tid);
  2008. if (!(priv->cfg->sku & IWL_SKU_N))
  2009. return -EACCES;
  2010. switch (action) {
  2011. case IEEE80211_AMPDU_RX_START:
  2012. IWL_DEBUG_HT(priv, "start Rx\n");
  2013. return iwl_sta_rx_agg_start(priv, sta->addr, tid, *ssn);
  2014. case IEEE80211_AMPDU_RX_STOP:
  2015. IWL_DEBUG_HT(priv, "stop Rx\n");
  2016. ret = iwl_sta_rx_agg_stop(priv, sta->addr, tid);
  2017. if (test_bit(STATUS_EXIT_PENDING, &priv->status))
  2018. return 0;
  2019. else
  2020. return ret;
  2021. case IEEE80211_AMPDU_TX_START:
  2022. IWL_DEBUG_HT(priv, "start Tx\n");
  2023. return iwl_tx_agg_start(priv, sta->addr, tid, ssn);
  2024. case IEEE80211_AMPDU_TX_STOP:
  2025. IWL_DEBUG_HT(priv, "stop Tx\n");
  2026. ret = iwl_tx_agg_stop(priv, sta->addr, tid);
  2027. if (test_bit(STATUS_EXIT_PENDING, &priv->status))
  2028. return 0;
  2029. else
  2030. return ret;
  2031. default:
  2032. IWL_DEBUG_HT(priv, "unknown\n");
  2033. return -EINVAL;
  2034. break;
  2035. }
  2036. return 0;
  2037. }
  2038. static int iwl_mac_get_tx_stats(struct ieee80211_hw *hw,
  2039. struct ieee80211_tx_queue_stats *stats)
  2040. {
  2041. struct iwl_priv *priv = hw->priv;
  2042. int i, avail;
  2043. struct iwl_tx_queue *txq;
  2044. struct iwl_queue *q;
  2045. unsigned long flags;
  2046. IWL_DEBUG_MAC80211(priv, "enter\n");
  2047. if (!iwl_is_ready_rf(priv)) {
  2048. IWL_DEBUG_MAC80211(priv, "leave - RF not ready\n");
  2049. return -EIO;
  2050. }
  2051. spin_lock_irqsave(&priv->lock, flags);
  2052. for (i = 0; i < AC_NUM; i++) {
  2053. txq = &priv->txq[i];
  2054. q = &txq->q;
  2055. avail = iwl_queue_space(q);
  2056. stats[i].len = q->n_window - avail;
  2057. stats[i].limit = q->n_window - q->high_mark;
  2058. stats[i].count = q->n_window;
  2059. }
  2060. spin_unlock_irqrestore(&priv->lock, flags);
  2061. IWL_DEBUG_MAC80211(priv, "leave\n");
  2062. return 0;
  2063. }
  2064. static int iwl_mac_get_stats(struct ieee80211_hw *hw,
  2065. struct ieee80211_low_level_stats *stats)
  2066. {
  2067. struct iwl_priv *priv = hw->priv;
  2068. priv = hw->priv;
  2069. IWL_DEBUG_MAC80211(priv, "enter\n");
  2070. IWL_DEBUG_MAC80211(priv, "leave\n");
  2071. return 0;
  2072. }
  2073. static void iwl_mac_reset_tsf(struct ieee80211_hw *hw)
  2074. {
  2075. struct iwl_priv *priv = hw->priv;
  2076. unsigned long flags;
  2077. mutex_lock(&priv->mutex);
  2078. IWL_DEBUG_MAC80211(priv, "enter\n");
  2079. spin_lock_irqsave(&priv->lock, flags);
  2080. memset(&priv->current_ht_config, 0, sizeof(struct iwl_ht_info));
  2081. spin_unlock_irqrestore(&priv->lock, flags);
  2082. iwl_reset_qos(priv);
  2083. spin_lock_irqsave(&priv->lock, flags);
  2084. priv->assoc_id = 0;
  2085. priv->assoc_capability = 0;
  2086. priv->assoc_station_added = 0;
  2087. /* new association get rid of ibss beacon skb */
  2088. if (priv->ibss_beacon)
  2089. dev_kfree_skb(priv->ibss_beacon);
  2090. priv->ibss_beacon = NULL;
  2091. priv->beacon_int = priv->hw->conf.beacon_int;
  2092. priv->timestamp = 0;
  2093. if ((priv->iw_mode == NL80211_IFTYPE_STATION))
  2094. priv->beacon_int = 0;
  2095. spin_unlock_irqrestore(&priv->lock, flags);
  2096. if (!iwl_is_ready_rf(priv)) {
  2097. IWL_DEBUG_MAC80211(priv, "leave - not ready\n");
  2098. mutex_unlock(&priv->mutex);
  2099. return;
  2100. }
  2101. /* we are restarting association process
  2102. * clear RXON_FILTER_ASSOC_MSK bit
  2103. */
  2104. if (priv->iw_mode != NL80211_IFTYPE_AP) {
  2105. iwl_scan_cancel_timeout(priv, 100);
  2106. priv->staging_rxon.filter_flags &= ~RXON_FILTER_ASSOC_MSK;
  2107. iwlcore_commit_rxon(priv);
  2108. }
  2109. iwl_power_update_mode(priv, 0);
  2110. /* Per mac80211.h: This is only used in IBSS mode... */
  2111. if (priv->iw_mode != NL80211_IFTYPE_ADHOC) {
  2112. /* switch to CAM during association period.
  2113. * the ucode will block any association/authentication
  2114. * frome during assiciation period if it can not hear
  2115. * the AP because of PM. the timer enable PM back is
  2116. * association do not complete
  2117. */
  2118. if (priv->hw->conf.channel->flags & (IEEE80211_CHAN_PASSIVE_SCAN |
  2119. IEEE80211_CHAN_RADAR))
  2120. iwl_power_disable_management(priv, 3000);
  2121. IWL_DEBUG_MAC80211(priv, "leave - not in IBSS\n");
  2122. mutex_unlock(&priv->mutex);
  2123. return;
  2124. }
  2125. iwl_set_rate(priv);
  2126. mutex_unlock(&priv->mutex);
  2127. IWL_DEBUG_MAC80211(priv, "leave\n");
  2128. }
  2129. /*****************************************************************************
  2130. *
  2131. * sysfs attributes
  2132. *
  2133. *****************************************************************************/
  2134. #ifdef CONFIG_IWLWIFI_DEBUG
  2135. /*
  2136. * The following adds a new attribute to the sysfs representation
  2137. * of this device driver (i.e. a new file in /sys/class/net/wlan0/device/)
  2138. * used for controlling the debug level.
  2139. *
  2140. * See the level definitions in iwl for details.
  2141. */
  2142. static ssize_t show_debug_level(struct device *d,
  2143. struct device_attribute *attr, char *buf)
  2144. {
  2145. struct iwl_priv *priv = d->driver_data;
  2146. return sprintf(buf, "0x%08X\n", priv->debug_level);
  2147. }
  2148. static ssize_t store_debug_level(struct device *d,
  2149. struct device_attribute *attr,
  2150. const char *buf, size_t count)
  2151. {
  2152. struct iwl_priv *priv = d->driver_data;
  2153. unsigned long val;
  2154. int ret;
  2155. ret = strict_strtoul(buf, 0, &val);
  2156. if (ret)
  2157. IWL_ERR(priv, "%s is not in hex or decimal form.\n", buf);
  2158. else
  2159. priv->debug_level = val;
  2160. return strnlen(buf, count);
  2161. }
  2162. static DEVICE_ATTR(debug_level, S_IWUSR | S_IRUGO,
  2163. show_debug_level, store_debug_level);
  2164. #endif /* CONFIG_IWLWIFI_DEBUG */
  2165. static ssize_t show_version(struct device *d,
  2166. struct device_attribute *attr, char *buf)
  2167. {
  2168. struct iwl_priv *priv = d->driver_data;
  2169. struct iwl_alive_resp *palive = &priv->card_alive;
  2170. ssize_t pos = 0;
  2171. u16 eeprom_ver;
  2172. if (palive->is_valid)
  2173. pos += sprintf(buf + pos,
  2174. "fw version: 0x%01X.0x%01X.0x%01X.0x%01X\n"
  2175. "fw type: 0x%01X 0x%01X\n",
  2176. palive->ucode_major, palive->ucode_minor,
  2177. palive->sw_rev[0], palive->sw_rev[1],
  2178. palive->ver_type, palive->ver_subtype);
  2179. else
  2180. pos += sprintf(buf + pos, "fw not loaded\n");
  2181. if (priv->eeprom) {
  2182. eeprom_ver = iwl_eeprom_query16(priv, EEPROM_VERSION);
  2183. pos += sprintf(buf + pos, "EEPROM version: 0x%x\n",
  2184. eeprom_ver);
  2185. } else {
  2186. pos += sprintf(buf + pos, "EEPROM not initialzed\n");
  2187. }
  2188. return pos;
  2189. }
  2190. static DEVICE_ATTR(version, S_IWUSR | S_IRUGO, show_version, NULL);
  2191. static ssize_t show_temperature(struct device *d,
  2192. struct device_attribute *attr, char *buf)
  2193. {
  2194. struct iwl_priv *priv = (struct iwl_priv *)d->driver_data;
  2195. if (!iwl_is_alive(priv))
  2196. return -EAGAIN;
  2197. return sprintf(buf, "%d\n", priv->temperature);
  2198. }
  2199. static DEVICE_ATTR(temperature, S_IRUGO, show_temperature, NULL);
  2200. static ssize_t show_tx_power(struct device *d,
  2201. struct device_attribute *attr, char *buf)
  2202. {
  2203. struct iwl_priv *priv = (struct iwl_priv *)d->driver_data;
  2204. if (!iwl_is_ready_rf(priv))
  2205. return sprintf(buf, "off\n");
  2206. else
  2207. return sprintf(buf, "%d\n", priv->tx_power_user_lmt);
  2208. }
  2209. static ssize_t store_tx_power(struct device *d,
  2210. struct device_attribute *attr,
  2211. const char *buf, size_t count)
  2212. {
  2213. struct iwl_priv *priv = (struct iwl_priv *)d->driver_data;
  2214. unsigned long val;
  2215. int ret;
  2216. ret = strict_strtoul(buf, 10, &val);
  2217. if (ret)
  2218. IWL_INFO(priv, "%s is not in decimal form.\n", buf);
  2219. else
  2220. iwl_set_tx_power(priv, val, false);
  2221. return count;
  2222. }
  2223. static DEVICE_ATTR(tx_power, S_IWUSR | S_IRUGO, show_tx_power, store_tx_power);
  2224. static ssize_t show_flags(struct device *d,
  2225. struct device_attribute *attr, char *buf)
  2226. {
  2227. struct iwl_priv *priv = (struct iwl_priv *)d->driver_data;
  2228. return sprintf(buf, "0x%04X\n", priv->active_rxon.flags);
  2229. }
  2230. static ssize_t store_flags(struct device *d,
  2231. struct device_attribute *attr,
  2232. const char *buf, size_t count)
  2233. {
  2234. struct iwl_priv *priv = (struct iwl_priv *)d->driver_data;
  2235. unsigned long val;
  2236. u32 flags;
  2237. int ret = strict_strtoul(buf, 0, &val);
  2238. if (ret)
  2239. return ret;
  2240. flags = (u32)val;
  2241. mutex_lock(&priv->mutex);
  2242. if (le32_to_cpu(priv->staging_rxon.flags) != flags) {
  2243. /* Cancel any currently running scans... */
  2244. if (iwl_scan_cancel_timeout(priv, 100))
  2245. IWL_WARN(priv, "Could not cancel scan.\n");
  2246. else {
  2247. IWL_DEBUG_INFO(priv, "Commit rxon.flags = 0x%04X\n", flags);
  2248. priv->staging_rxon.flags = cpu_to_le32(flags);
  2249. iwlcore_commit_rxon(priv);
  2250. }
  2251. }
  2252. mutex_unlock(&priv->mutex);
  2253. return count;
  2254. }
  2255. static DEVICE_ATTR(flags, S_IWUSR | S_IRUGO, show_flags, store_flags);
  2256. static ssize_t show_filter_flags(struct device *d,
  2257. struct device_attribute *attr, char *buf)
  2258. {
  2259. struct iwl_priv *priv = (struct iwl_priv *)d->driver_data;
  2260. return sprintf(buf, "0x%04X\n",
  2261. le32_to_cpu(priv->active_rxon.filter_flags));
  2262. }
  2263. static ssize_t store_filter_flags(struct device *d,
  2264. struct device_attribute *attr,
  2265. const char *buf, size_t count)
  2266. {
  2267. struct iwl_priv *priv = (struct iwl_priv *)d->driver_data;
  2268. unsigned long val;
  2269. u32 filter_flags;
  2270. int ret = strict_strtoul(buf, 0, &val);
  2271. if (ret)
  2272. return ret;
  2273. filter_flags = (u32)val;
  2274. mutex_lock(&priv->mutex);
  2275. if (le32_to_cpu(priv->staging_rxon.filter_flags) != filter_flags) {
  2276. /* Cancel any currently running scans... */
  2277. if (iwl_scan_cancel_timeout(priv, 100))
  2278. IWL_WARN(priv, "Could not cancel scan.\n");
  2279. else {
  2280. IWL_DEBUG_INFO(priv, "Committing rxon.filter_flags = "
  2281. "0x%04X\n", filter_flags);
  2282. priv->staging_rxon.filter_flags =
  2283. cpu_to_le32(filter_flags);
  2284. iwlcore_commit_rxon(priv);
  2285. }
  2286. }
  2287. mutex_unlock(&priv->mutex);
  2288. return count;
  2289. }
  2290. static DEVICE_ATTR(filter_flags, S_IWUSR | S_IRUGO, show_filter_flags,
  2291. store_filter_flags);
  2292. static ssize_t store_power_level(struct device *d,
  2293. struct device_attribute *attr,
  2294. const char *buf, size_t count)
  2295. {
  2296. struct iwl_priv *priv = dev_get_drvdata(d);
  2297. int ret;
  2298. unsigned long mode;
  2299. mutex_lock(&priv->mutex);
  2300. ret = strict_strtoul(buf, 10, &mode);
  2301. if (ret)
  2302. goto out;
  2303. ret = iwl_power_set_user_mode(priv, mode);
  2304. if (ret) {
  2305. IWL_DEBUG_MAC80211(priv, "failed setting power mode.\n");
  2306. goto out;
  2307. }
  2308. ret = count;
  2309. out:
  2310. mutex_unlock(&priv->mutex);
  2311. return ret;
  2312. }
  2313. static ssize_t show_power_level(struct device *d,
  2314. struct device_attribute *attr, char *buf)
  2315. {
  2316. struct iwl_priv *priv = dev_get_drvdata(d);
  2317. int mode = priv->power_data.user_power_setting;
  2318. int system = priv->power_data.system_power_setting;
  2319. int level = priv->power_data.power_mode;
  2320. char *p = buf;
  2321. switch (system) {
  2322. case IWL_POWER_SYS_AUTO:
  2323. p += sprintf(p, "SYSTEM:auto");
  2324. break;
  2325. case IWL_POWER_SYS_AC:
  2326. p += sprintf(p, "SYSTEM:ac");
  2327. break;
  2328. case IWL_POWER_SYS_BATTERY:
  2329. p += sprintf(p, "SYSTEM:battery");
  2330. break;
  2331. }
  2332. p += sprintf(p, "\tMODE:%s", (mode < IWL_POWER_AUTO) ?
  2333. "fixed" : "auto");
  2334. p += sprintf(p, "\tINDEX:%d", level);
  2335. p += sprintf(p, "\n");
  2336. return p - buf + 1;
  2337. }
  2338. static DEVICE_ATTR(power_level, S_IWUSR | S_IRUSR, show_power_level,
  2339. store_power_level);
  2340. static ssize_t show_statistics(struct device *d,
  2341. struct device_attribute *attr, char *buf)
  2342. {
  2343. struct iwl_priv *priv = dev_get_drvdata(d);
  2344. u32 size = sizeof(struct iwl_notif_statistics);
  2345. u32 len = 0, ofs = 0;
  2346. u8 *data = (u8 *)&priv->statistics;
  2347. int rc = 0;
  2348. if (!iwl_is_alive(priv))
  2349. return -EAGAIN;
  2350. mutex_lock(&priv->mutex);
  2351. rc = iwl_send_statistics_request(priv, 0);
  2352. mutex_unlock(&priv->mutex);
  2353. if (rc) {
  2354. len = sprintf(buf,
  2355. "Error sending statistics request: 0x%08X\n", rc);
  2356. return len;
  2357. }
  2358. while (size && (PAGE_SIZE - len)) {
  2359. hex_dump_to_buffer(data + ofs, size, 16, 1, buf + len,
  2360. PAGE_SIZE - len, 1);
  2361. len = strlen(buf);
  2362. if (PAGE_SIZE - len)
  2363. buf[len++] = '\n';
  2364. ofs += 16;
  2365. size -= min(size, 16U);
  2366. }
  2367. return len;
  2368. }
  2369. static DEVICE_ATTR(statistics, S_IRUGO, show_statistics, NULL);
  2370. /*****************************************************************************
  2371. *
  2372. * driver setup and teardown
  2373. *
  2374. *****************************************************************************/
  2375. static void iwl_setup_deferred_work(struct iwl_priv *priv)
  2376. {
  2377. priv->workqueue = create_singlethread_workqueue(DRV_NAME);
  2378. init_waitqueue_head(&priv->wait_command_queue);
  2379. INIT_WORK(&priv->up, iwl_bg_up);
  2380. INIT_WORK(&priv->restart, iwl_bg_restart);
  2381. INIT_WORK(&priv->rx_replenish, iwl_bg_rx_replenish);
  2382. INIT_WORK(&priv->rf_kill, iwl_bg_rf_kill);
  2383. INIT_WORK(&priv->beacon_update, iwl_bg_beacon_update);
  2384. INIT_WORK(&priv->run_time_calib_work, iwl_bg_run_time_calib_work);
  2385. INIT_DELAYED_WORK(&priv->init_alive_start, iwl_bg_init_alive_start);
  2386. INIT_DELAYED_WORK(&priv->alive_start, iwl_bg_alive_start);
  2387. iwl_setup_scan_deferred_work(priv);
  2388. iwl_setup_power_deferred_work(priv);
  2389. if (priv->cfg->ops->lib->setup_deferred_work)
  2390. priv->cfg->ops->lib->setup_deferred_work(priv);
  2391. init_timer(&priv->statistics_periodic);
  2392. priv->statistics_periodic.data = (unsigned long)priv;
  2393. priv->statistics_periodic.function = iwl_bg_statistics_periodic;
  2394. tasklet_init(&priv->irq_tasklet, (void (*)(unsigned long))
  2395. iwl_irq_tasklet, (unsigned long)priv);
  2396. }
  2397. static void iwl_cancel_deferred_work(struct iwl_priv *priv)
  2398. {
  2399. if (priv->cfg->ops->lib->cancel_deferred_work)
  2400. priv->cfg->ops->lib->cancel_deferred_work(priv);
  2401. cancel_delayed_work_sync(&priv->init_alive_start);
  2402. cancel_delayed_work(&priv->scan_check);
  2403. cancel_delayed_work_sync(&priv->set_power_save);
  2404. cancel_delayed_work(&priv->alive_start);
  2405. cancel_work_sync(&priv->beacon_update);
  2406. del_timer_sync(&priv->statistics_periodic);
  2407. }
  2408. static struct attribute *iwl_sysfs_entries[] = {
  2409. &dev_attr_flags.attr,
  2410. &dev_attr_filter_flags.attr,
  2411. &dev_attr_power_level.attr,
  2412. &dev_attr_statistics.attr,
  2413. &dev_attr_temperature.attr,
  2414. &dev_attr_tx_power.attr,
  2415. #ifdef CONFIG_IWLWIFI_DEBUG
  2416. &dev_attr_debug_level.attr,
  2417. #endif
  2418. &dev_attr_version.attr,
  2419. NULL
  2420. };
  2421. static struct attribute_group iwl_attribute_group = {
  2422. .name = NULL, /* put in device directory */
  2423. .attrs = iwl_sysfs_entries,
  2424. };
  2425. static struct ieee80211_ops iwl_hw_ops = {
  2426. .tx = iwl_mac_tx,
  2427. .start = iwl_mac_start,
  2428. .stop = iwl_mac_stop,
  2429. .add_interface = iwl_mac_add_interface,
  2430. .remove_interface = iwl_mac_remove_interface,
  2431. .config = iwl_mac_config,
  2432. .config_interface = iwl_mac_config_interface,
  2433. .configure_filter = iwl_configure_filter,
  2434. .set_key = iwl_mac_set_key,
  2435. .update_tkip_key = iwl_mac_update_tkip_key,
  2436. .get_stats = iwl_mac_get_stats,
  2437. .get_tx_stats = iwl_mac_get_tx_stats,
  2438. .conf_tx = iwl_mac_conf_tx,
  2439. .reset_tsf = iwl_mac_reset_tsf,
  2440. .bss_info_changed = iwl_bss_info_changed,
  2441. .ampdu_action = iwl_mac_ampdu_action,
  2442. .hw_scan = iwl_mac_hw_scan
  2443. };
  2444. static int iwl_pci_probe(struct pci_dev *pdev, const struct pci_device_id *ent)
  2445. {
  2446. int err = 0;
  2447. struct iwl_priv *priv;
  2448. struct ieee80211_hw *hw;
  2449. struct iwl_cfg *cfg = (struct iwl_cfg *)(ent->driver_data);
  2450. unsigned long flags;
  2451. u16 pci_cmd;
  2452. /************************
  2453. * 1. Allocating HW data
  2454. ************************/
  2455. /* Disabling hardware scan means that mac80211 will perform scans
  2456. * "the hard way", rather than using device's scan. */
  2457. if (cfg->mod_params->disable_hw_scan) {
  2458. if (cfg->mod_params->debug & IWL_DL_INFO)
  2459. dev_printk(KERN_DEBUG, &(pdev->dev),
  2460. "Disabling hw_scan\n");
  2461. iwl_hw_ops.hw_scan = NULL;
  2462. }
  2463. hw = iwl_alloc_all(cfg, &iwl_hw_ops);
  2464. if (!hw) {
  2465. err = -ENOMEM;
  2466. goto out;
  2467. }
  2468. priv = hw->priv;
  2469. /* At this point both hw and priv are allocated. */
  2470. SET_IEEE80211_DEV(hw, &pdev->dev);
  2471. IWL_DEBUG_INFO(priv, "*** LOAD DRIVER ***\n");
  2472. priv->cfg = cfg;
  2473. priv->pci_dev = pdev;
  2474. #ifdef CONFIG_IWLWIFI_DEBUG
  2475. priv->debug_level = priv->cfg->mod_params->debug;
  2476. atomic_set(&priv->restrict_refcnt, 0);
  2477. #endif
  2478. /**************************
  2479. * 2. Initializing PCI bus
  2480. **************************/
  2481. if (pci_enable_device(pdev)) {
  2482. err = -ENODEV;
  2483. goto out_ieee80211_free_hw;
  2484. }
  2485. pci_set_master(pdev);
  2486. err = pci_set_dma_mask(pdev, DMA_BIT_MASK(36));
  2487. if (!err)
  2488. err = pci_set_consistent_dma_mask(pdev, DMA_BIT_MASK(36));
  2489. if (err) {
  2490. err = pci_set_dma_mask(pdev, DMA_BIT_MASK(32));
  2491. if (!err)
  2492. err = pci_set_consistent_dma_mask(pdev, DMA_BIT_MASK(32));
  2493. /* both attempts failed: */
  2494. if (err) {
  2495. IWL_WARN(priv, "No suitable DMA available.\n");
  2496. goto out_pci_disable_device;
  2497. }
  2498. }
  2499. err = pci_request_regions(pdev, DRV_NAME);
  2500. if (err)
  2501. goto out_pci_disable_device;
  2502. pci_set_drvdata(pdev, priv);
  2503. /***********************
  2504. * 3. Read REV register
  2505. ***********************/
  2506. priv->hw_base = pci_iomap(pdev, 0, 0);
  2507. if (!priv->hw_base) {
  2508. err = -ENODEV;
  2509. goto out_pci_release_regions;
  2510. }
  2511. IWL_DEBUG_INFO(priv, "pci_resource_len = 0x%08llx\n",
  2512. (unsigned long long) pci_resource_len(pdev, 0));
  2513. IWL_DEBUG_INFO(priv, "pci_resource_base = %p\n", priv->hw_base);
  2514. iwl_hw_detect(priv);
  2515. IWL_INFO(priv, "Detected Intel Wireless WiFi Link %s REV=0x%X\n",
  2516. priv->cfg->name, priv->hw_rev);
  2517. /* We disable the RETRY_TIMEOUT register (0x41) to keep
  2518. * PCI Tx retries from interfering with C3 CPU state */
  2519. pci_write_config_byte(pdev, PCI_CFG_RETRY_TIMEOUT, 0x00);
  2520. /* amp init */
  2521. err = priv->cfg->ops->lib->apm_ops.init(priv);
  2522. if (err < 0) {
  2523. IWL_ERR(priv, "Failed to init APMG\n");
  2524. goto out_iounmap;
  2525. }
  2526. /*****************
  2527. * 4. Read EEPROM
  2528. *****************/
  2529. /* Read the EEPROM */
  2530. err = iwl_eeprom_init(priv);
  2531. if (err) {
  2532. IWL_ERR(priv, "Unable to init EEPROM\n");
  2533. goto out_iounmap;
  2534. }
  2535. err = iwl_eeprom_check_version(priv);
  2536. if (err)
  2537. goto out_free_eeprom;
  2538. /* extract MAC Address */
  2539. iwl_eeprom_get_mac(priv, priv->mac_addr);
  2540. IWL_DEBUG_INFO(priv, "MAC address: %pM\n", priv->mac_addr);
  2541. SET_IEEE80211_PERM_ADDR(priv->hw, priv->mac_addr);
  2542. /************************
  2543. * 5. Setup HW constants
  2544. ************************/
  2545. if (iwl_set_hw_params(priv)) {
  2546. IWL_ERR(priv, "failed to set hw parameters\n");
  2547. goto out_free_eeprom;
  2548. }
  2549. /*******************
  2550. * 6. Setup priv
  2551. *******************/
  2552. err = iwl_init_drv(priv);
  2553. if (err)
  2554. goto out_free_eeprom;
  2555. /* At this point both hw and priv are initialized. */
  2556. /**********************************
  2557. * 7. Initialize module parameters
  2558. **********************************/
  2559. /* Disable radio (SW RF KILL) via parameter when loading driver */
  2560. if (priv->cfg->mod_params->disable) {
  2561. set_bit(STATUS_RF_KILL_SW, &priv->status);
  2562. IWL_DEBUG_INFO(priv, "Radio disabled.\n");
  2563. }
  2564. /********************
  2565. * 8. Setup services
  2566. ********************/
  2567. spin_lock_irqsave(&priv->lock, flags);
  2568. iwl_disable_interrupts(priv);
  2569. spin_unlock_irqrestore(&priv->lock, flags);
  2570. pci_enable_msi(priv->pci_dev);
  2571. err = request_irq(priv->pci_dev->irq, iwl_isr, IRQF_SHARED,
  2572. DRV_NAME, priv);
  2573. if (err) {
  2574. IWL_ERR(priv, "Error allocating IRQ %d\n", priv->pci_dev->irq);
  2575. goto out_disable_msi;
  2576. }
  2577. err = sysfs_create_group(&pdev->dev.kobj, &iwl_attribute_group);
  2578. if (err) {
  2579. IWL_ERR(priv, "failed to create sysfs device attributes\n");
  2580. goto out_free_irq;
  2581. }
  2582. iwl_setup_deferred_work(priv);
  2583. iwl_setup_rx_handlers(priv);
  2584. /**********************************
  2585. * 9. Setup and register mac80211
  2586. **********************************/
  2587. /* enable interrupts if needed: hw bug w/a */
  2588. pci_read_config_word(priv->pci_dev, PCI_COMMAND, &pci_cmd);
  2589. if (pci_cmd & PCI_COMMAND_INTX_DISABLE) {
  2590. pci_cmd &= ~PCI_COMMAND_INTX_DISABLE;
  2591. pci_write_config_word(priv->pci_dev, PCI_COMMAND, pci_cmd);
  2592. }
  2593. iwl_enable_interrupts(priv);
  2594. err = iwl_setup_mac(priv);
  2595. if (err)
  2596. goto out_remove_sysfs;
  2597. err = iwl_dbgfs_register(priv, DRV_NAME);
  2598. if (err)
  2599. IWL_ERR(priv, "failed to create debugfs files\n");
  2600. /* If platform's RF_KILL switch is NOT set to KILL */
  2601. if (iwl_read32(priv, CSR_GP_CNTRL) & CSR_GP_CNTRL_REG_FLAG_HW_RF_KILL_SW)
  2602. clear_bit(STATUS_RF_KILL_HW, &priv->status);
  2603. else
  2604. set_bit(STATUS_RF_KILL_HW, &priv->status);
  2605. err = iwl_rfkill_init(priv);
  2606. if (err)
  2607. IWL_ERR(priv, "Unable to initialize RFKILL system. "
  2608. "Ignoring error: %d\n", err);
  2609. else
  2610. iwl_rfkill_set_hw_state(priv);
  2611. iwl_power_initialize(priv);
  2612. return 0;
  2613. out_remove_sysfs:
  2614. destroy_workqueue(priv->workqueue);
  2615. priv->workqueue = NULL;
  2616. sysfs_remove_group(&pdev->dev.kobj, &iwl_attribute_group);
  2617. out_free_irq:
  2618. free_irq(priv->pci_dev->irq, priv);
  2619. out_disable_msi:
  2620. pci_disable_msi(priv->pci_dev);
  2621. iwl_uninit_drv(priv);
  2622. out_free_eeprom:
  2623. iwl_eeprom_free(priv);
  2624. out_iounmap:
  2625. pci_iounmap(pdev, priv->hw_base);
  2626. out_pci_release_regions:
  2627. pci_set_drvdata(pdev, NULL);
  2628. pci_release_regions(pdev);
  2629. out_pci_disable_device:
  2630. pci_disable_device(pdev);
  2631. out_ieee80211_free_hw:
  2632. ieee80211_free_hw(priv->hw);
  2633. out:
  2634. return err;
  2635. }
  2636. static void __devexit iwl_pci_remove(struct pci_dev *pdev)
  2637. {
  2638. struct iwl_priv *priv = pci_get_drvdata(pdev);
  2639. unsigned long flags;
  2640. if (!priv)
  2641. return;
  2642. IWL_DEBUG_INFO(priv, "*** UNLOAD DRIVER ***\n");
  2643. iwl_dbgfs_unregister(priv);
  2644. sysfs_remove_group(&pdev->dev.kobj, &iwl_attribute_group);
  2645. /* ieee80211_unregister_hw call wil cause iwl_mac_stop to
  2646. * to be called and iwl_down since we are removing the device
  2647. * we need to set STATUS_EXIT_PENDING bit.
  2648. */
  2649. set_bit(STATUS_EXIT_PENDING, &priv->status);
  2650. if (priv->mac80211_registered) {
  2651. ieee80211_unregister_hw(priv->hw);
  2652. priv->mac80211_registered = 0;
  2653. } else {
  2654. iwl_down(priv);
  2655. }
  2656. /* make sure we flush any pending irq or
  2657. * tasklet for the driver
  2658. */
  2659. spin_lock_irqsave(&priv->lock, flags);
  2660. iwl_disable_interrupts(priv);
  2661. spin_unlock_irqrestore(&priv->lock, flags);
  2662. iwl_synchronize_irq(priv);
  2663. iwl_rfkill_unregister(priv);
  2664. iwl_dealloc_ucode_pci(priv);
  2665. if (priv->rxq.bd)
  2666. iwl_rx_queue_free(priv, &priv->rxq);
  2667. iwl_hw_txq_ctx_free(priv);
  2668. priv->cfg->ops->smgmt->clear_station_table(priv);
  2669. iwl_eeprom_free(priv);
  2670. /*netif_stop_queue(dev); */
  2671. flush_workqueue(priv->workqueue);
  2672. /* ieee80211_unregister_hw calls iwl_mac_stop, which flushes
  2673. * priv->workqueue... so we can't take down the workqueue
  2674. * until now... */
  2675. destroy_workqueue(priv->workqueue);
  2676. priv->workqueue = NULL;
  2677. free_irq(priv->pci_dev->irq, priv);
  2678. pci_disable_msi(priv->pci_dev);
  2679. pci_iounmap(pdev, priv->hw_base);
  2680. pci_release_regions(pdev);
  2681. pci_disable_device(pdev);
  2682. pci_set_drvdata(pdev, NULL);
  2683. iwl_uninit_drv(priv);
  2684. if (priv->ibss_beacon)
  2685. dev_kfree_skb(priv->ibss_beacon);
  2686. ieee80211_free_hw(priv->hw);
  2687. }
  2688. /*****************************************************************************
  2689. *
  2690. * driver and module entry point
  2691. *
  2692. *****************************************************************************/
  2693. /* Hardware specific file defines the PCI IDs table for that hardware module */
  2694. static struct pci_device_id iwl_hw_card_ids[] = {
  2695. #ifdef CONFIG_IWL4965
  2696. {IWL_PCI_DEVICE(0x4229, PCI_ANY_ID, iwl4965_agn_cfg)},
  2697. {IWL_PCI_DEVICE(0x4230, PCI_ANY_ID, iwl4965_agn_cfg)},
  2698. #endif /* CONFIG_IWL4965 */
  2699. #ifdef CONFIG_IWL5000
  2700. {IWL_PCI_DEVICE(0x4232, 0x1205, iwl5100_bg_cfg)},
  2701. {IWL_PCI_DEVICE(0x4232, 0x1305, iwl5100_bg_cfg)},
  2702. {IWL_PCI_DEVICE(0x4232, 0x1206, iwl5100_abg_cfg)},
  2703. {IWL_PCI_DEVICE(0x4232, 0x1306, iwl5100_abg_cfg)},
  2704. {IWL_PCI_DEVICE(0x4232, 0x1326, iwl5100_abg_cfg)},
  2705. {IWL_PCI_DEVICE(0x4237, 0x1216, iwl5100_abg_cfg)},
  2706. {IWL_PCI_DEVICE(0x4232, PCI_ANY_ID, iwl5100_agn_cfg)},
  2707. {IWL_PCI_DEVICE(0x4235, PCI_ANY_ID, iwl5300_agn_cfg)},
  2708. {IWL_PCI_DEVICE(0x4236, PCI_ANY_ID, iwl5300_agn_cfg)},
  2709. {IWL_PCI_DEVICE(0x4237, PCI_ANY_ID, iwl5100_agn_cfg)},
  2710. /* 5350 WiFi/WiMax */
  2711. {IWL_PCI_DEVICE(0x423A, 0x1001, iwl5350_agn_cfg)},
  2712. {IWL_PCI_DEVICE(0x423A, 0x1021, iwl5350_agn_cfg)},
  2713. {IWL_PCI_DEVICE(0x423B, 0x1011, iwl5350_agn_cfg)},
  2714. /* 5150 Wifi/WiMax */
  2715. {IWL_PCI_DEVICE(0x423C, PCI_ANY_ID, iwl5150_agn_cfg)},
  2716. {IWL_PCI_DEVICE(0x423D, PCI_ANY_ID, iwl5150_agn_cfg)},
  2717. /* 6000/6050 Series */
  2718. {IWL_PCI_DEVICE(0x0082, 0x1102, iwl6000_2ag_cfg)},
  2719. {IWL_PCI_DEVICE(0x0085, 0x1112, iwl6000_2ag_cfg)},
  2720. {IWL_PCI_DEVICE(0x0082, 0x1122, iwl6000_2ag_cfg)},
  2721. {IWL_PCI_DEVICE(0x422B, PCI_ANY_ID, iwl6000_3agn_cfg)},
  2722. {IWL_PCI_DEVICE(0x4238, PCI_ANY_ID, iwl6000_3agn_cfg)},
  2723. {IWL_PCI_DEVICE(0x0082, PCI_ANY_ID, iwl6000_2agn_cfg)},
  2724. {IWL_PCI_DEVICE(0x0085, PCI_ANY_ID, iwl6000_3agn_cfg)},
  2725. {IWL_PCI_DEVICE(0x0086, PCI_ANY_ID, iwl6050_3agn_cfg)},
  2726. {IWL_PCI_DEVICE(0x0087, PCI_ANY_ID, iwl6050_2agn_cfg)},
  2727. {IWL_PCI_DEVICE(0x0088, PCI_ANY_ID, iwl6050_3agn_cfg)},
  2728. {IWL_PCI_DEVICE(0x0089, PCI_ANY_ID, iwl6050_2agn_cfg)},
  2729. /* 1000 Series WiFi */
  2730. {IWL_PCI_DEVICE(0x0083, PCI_ANY_ID, iwl1000_bgn_cfg)},
  2731. {IWL_PCI_DEVICE(0x0084, PCI_ANY_ID, iwl1000_bgn_cfg)},
  2732. #endif /* CONFIG_IWL5000 */
  2733. {0}
  2734. };
  2735. MODULE_DEVICE_TABLE(pci, iwl_hw_card_ids);
  2736. static struct pci_driver iwl_driver = {
  2737. .name = DRV_NAME,
  2738. .id_table = iwl_hw_card_ids,
  2739. .probe = iwl_pci_probe,
  2740. .remove = __devexit_p(iwl_pci_remove),
  2741. #ifdef CONFIG_PM
  2742. .suspend = iwl_pci_suspend,
  2743. .resume = iwl_pci_resume,
  2744. #endif
  2745. };
  2746. static int __init iwl_init(void)
  2747. {
  2748. int ret;
  2749. printk(KERN_INFO DRV_NAME ": " DRV_DESCRIPTION ", " DRV_VERSION "\n");
  2750. printk(KERN_INFO DRV_NAME ": " DRV_COPYRIGHT "\n");
  2751. ret = iwlagn_rate_control_register();
  2752. if (ret) {
  2753. printk(KERN_ERR DRV_NAME
  2754. "Unable to register rate control algorithm: %d\n", ret);
  2755. return ret;
  2756. }
  2757. ret = pci_register_driver(&iwl_driver);
  2758. if (ret) {
  2759. printk(KERN_ERR DRV_NAME "Unable to initialize PCI module\n");
  2760. goto error_register;
  2761. }
  2762. return ret;
  2763. error_register:
  2764. iwlagn_rate_control_unregister();
  2765. return ret;
  2766. }
  2767. static void __exit iwl_exit(void)
  2768. {
  2769. pci_unregister_driver(&iwl_driver);
  2770. iwlagn_rate_control_unregister();
  2771. }
  2772. module_exit(iwl_exit);
  2773. module_init(iwl_init);