pciehp.h 9.3 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305
  1. /*
  2. * PCI Express Hot Plug Controller Driver
  3. *
  4. * Copyright (C) 1995,2001 Compaq Computer Corporation
  5. * Copyright (C) 2001 Greg Kroah-Hartman (greg@kroah.com)
  6. * Copyright (C) 2001 IBM Corp.
  7. * Copyright (C) 2003-2004 Intel Corporation
  8. *
  9. * All rights reserved.
  10. *
  11. * This program is free software; you can redistribute it and/or modify
  12. * it under the terms of the GNU General Public License as published by
  13. * the Free Software Foundation; either version 2 of the License, or (at
  14. * your option) any later version.
  15. *
  16. * This program is distributed in the hope that it will be useful, but
  17. * WITHOUT ANY WARRANTY; without even the implied warranty of
  18. * MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE, GOOD TITLE or
  19. * NON INFRINGEMENT. See the GNU General Public License for more
  20. * details.
  21. *
  22. * You should have received a copy of the GNU General Public License
  23. * along with this program; if not, write to the Free Software
  24. * Foundation, Inc., 675 Mass Ave, Cambridge, MA 02139, USA.
  25. *
  26. * Send feedback to <greg@kroah.com>, <kristen.c.accardi@intel.com>
  27. *
  28. */
  29. #ifndef _PCIEHP_H
  30. #define _PCIEHP_H
  31. #include <linux/types.h>
  32. #include <linux/pci.h>
  33. #include <linux/delay.h>
  34. #include <asm/semaphore.h>
  35. #include <asm/io.h>
  36. #include <linux/pcieport_if.h>
  37. #include "pci_hotplug.h"
  38. #define MY_NAME "pciehp"
  39. extern int pciehp_poll_mode;
  40. extern int pciehp_poll_time;
  41. extern int pciehp_debug;
  42. /*#define dbg(format, arg...) do { if (pciehp_debug) printk(KERN_DEBUG "%s: " format, MY_NAME , ## arg); } while (0)*/
  43. #define dbg(format, arg...) do { if (pciehp_debug) printk("%s: " format, MY_NAME , ## arg); } while (0)
  44. #define err(format, arg...) printk(KERN_ERR "%s: " format, MY_NAME , ## arg)
  45. #define info(format, arg...) printk(KERN_INFO "%s: " format, MY_NAME , ## arg)
  46. #define warn(format, arg...) printk(KERN_WARNING "%s: " format, MY_NAME , ## arg)
  47. struct pci_func {
  48. struct pci_func *next;
  49. u8 bus;
  50. u8 device;
  51. u8 function;
  52. u8 is_a_board;
  53. u16 status;
  54. u8 configured;
  55. u8 switch_save;
  56. u8 presence_save;
  57. u16 reserved2;
  58. u32 config_space[0x20];
  59. struct pci_dev* pci_dev;
  60. };
  61. struct slot {
  62. struct slot *next;
  63. u8 bus;
  64. u8 device;
  65. u32 number;
  66. u8 is_a_board;
  67. u8 configured;
  68. u8 state;
  69. u8 switch_save;
  70. u8 presence_save;
  71. u32 capabilities;
  72. u16 reserved2;
  73. struct timer_list task_event;
  74. u8 hp_slot;
  75. struct controller *ctrl;
  76. struct hpc_ops *hpc_ops;
  77. struct hotplug_slot *hotplug_slot;
  78. struct list_head slot_list;
  79. };
  80. struct event_info {
  81. u32 event_type;
  82. u8 hp_slot;
  83. };
  84. struct controller {
  85. struct controller *next;
  86. struct semaphore crit_sect; /* critical section semaphore */
  87. void *hpc_ctlr_handle; /* HPC controller handle */
  88. int num_slots; /* Number of slots on ctlr */
  89. int slot_num_inc; /* 1 or -1 */
  90. struct pci_dev *pci_dev;
  91. struct pci_bus *pci_bus;
  92. struct event_info event_queue[10];
  93. struct slot *slot;
  94. struct hpc_ops *hpc_ops;
  95. wait_queue_head_t queue; /* sleep & wake process */
  96. u8 next_event;
  97. u8 seg;
  98. u8 bus;
  99. u8 device;
  100. u8 function;
  101. u8 rev;
  102. u8 slot_device_offset;
  103. u8 add_support;
  104. enum pci_bus_speed speed;
  105. u32 first_slot; /* First physical slot number */ /* PCIE only has 1 slot */
  106. u8 slot_bus; /* Bus where the slots handled by this controller sit */
  107. u8 ctrlcap;
  108. u16 vendor_id;
  109. u8 cap_base;
  110. };
  111. #define INT_BUTTON_IGNORE 0
  112. #define INT_PRESENCE_ON 1
  113. #define INT_PRESENCE_OFF 2
  114. #define INT_SWITCH_CLOSE 3
  115. #define INT_SWITCH_OPEN 4
  116. #define INT_POWER_FAULT 5
  117. #define INT_POWER_FAULT_CLEAR 6
  118. #define INT_BUTTON_PRESS 7
  119. #define INT_BUTTON_RELEASE 8
  120. #define INT_BUTTON_CANCEL 9
  121. #define STATIC_STATE 0
  122. #define BLINKINGON_STATE 1
  123. #define BLINKINGOFF_STATE 2
  124. #define POWERON_STATE 3
  125. #define POWEROFF_STATE 4
  126. #define PCI_TO_PCI_BRIDGE_CLASS 0x00060400
  127. /* Error messages */
  128. #define INTERLOCK_OPEN 0x00000002
  129. #define ADD_NOT_SUPPORTED 0x00000003
  130. #define CARD_FUNCTIONING 0x00000005
  131. #define ADAPTER_NOT_SAME 0x00000006
  132. #define NO_ADAPTER_PRESENT 0x00000009
  133. #define NOT_ENOUGH_RESOURCES 0x0000000B
  134. #define DEVICE_TYPE_NOT_SUPPORTED 0x0000000C
  135. #define WRONG_BUS_FREQUENCY 0x0000000D
  136. #define POWER_FAILURE 0x0000000E
  137. #define REMOVE_NOT_SUPPORTED 0x00000003
  138. #define DISABLE_CARD 1
  139. /* Field definitions in Slot Capabilities Register */
  140. #define ATTN_BUTTN_PRSN 0x00000001
  141. #define PWR_CTRL_PRSN 0x00000002
  142. #define MRL_SENS_PRSN 0x00000004
  143. #define ATTN_LED_PRSN 0x00000008
  144. #define PWR_LED_PRSN 0x00000010
  145. #define HP_SUPR_RM_SUP 0x00000020
  146. #define ATTN_BUTTN(cap) (cap & ATTN_BUTTN_PRSN)
  147. #define POWER_CTRL(cap) (cap & PWR_CTRL_PRSN)
  148. #define MRL_SENS(cap) (cap & MRL_SENS_PRSN)
  149. #define ATTN_LED(cap) (cap & ATTN_LED_PRSN)
  150. #define PWR_LED(cap) (cap & PWR_LED_PRSN)
  151. #define HP_SUPR_RM(cap) (cap & HP_SUPR_RM_SUP)
  152. /*
  153. * error Messages
  154. */
  155. #define msg_initialization_err "Initialization failure, error=%d\n"
  156. #define msg_HPC_rev_error "Unsupported revision of the PCI hot plug controller found.\n"
  157. #define msg_HPC_non_pcie "The PCI hot plug controller is not supported by this driver.\n"
  158. #define msg_HPC_not_supported "This system is not supported by this version of pciephd module. Upgrade to a newer version of pciehpd\n"
  159. #define msg_button_on "PCI slot #%d - powering on due to button press.\n"
  160. #define msg_button_off "PCI slot #%d - powering off due to button press.\n"
  161. #define msg_button_cancel "PCI slot #%d - action canceled due to button press.\n"
  162. #define msg_button_ignore "PCI slot #%d - button press ignored. (action in progress...)\n"
  163. /* controller functions */
  164. extern int pciehp_event_start_thread (void);
  165. extern void pciehp_event_stop_thread (void);
  166. extern struct pci_func *pciehp_slot_create (unsigned char busnumber);
  167. extern struct pci_func *pciehp_slot_find (unsigned char bus, unsigned char device, unsigned char index);
  168. extern int pciehp_enable_slot (struct slot *slot);
  169. extern int pciehp_disable_slot (struct slot *slot);
  170. extern u8 pciehp_handle_attention_button (u8 hp_slot, void *inst_id);
  171. extern u8 pciehp_handle_switch_change (u8 hp_slot, void *inst_id);
  172. extern u8 pciehp_handle_presence_change (u8 hp_slot, void *inst_id);
  173. extern u8 pciehp_handle_power_fault (u8 hp_slot, void *inst_id);
  174. /* extern void long_delay (int delay); */
  175. /* pci functions */
  176. extern int pciehp_set_irq (u8 bus_num, u8 dev_num, u8 int_pin, u8 irq_num);
  177. /*extern int pciehp_get_bus_dev (struct controller *ctrl, u8 *bus_num, u8 *dev_num, struct slot *slot);*/
  178. extern int pciehp_save_config (struct controller *ctrl, int busnumber, int num_ctlr_slots, int first_device_num);
  179. extern int pciehp_save_slot_config (struct controller *ctrl, struct pci_func * new_slot);
  180. extern int pciehp_configure_device (struct slot *ctrl);
  181. extern int pciehp_unconfigure_device (struct pci_func* func);
  182. /* Global variables */
  183. extern struct controller *pciehp_ctrl_list;
  184. extern struct pci_func *pciehp_slot_list[256];
  185. /* Inline functions */
  186. static inline struct slot *pciehp_find_slot(struct controller *ctrl, u8 device)
  187. {
  188. struct slot *p_slot, *tmp_slot = NULL;
  189. p_slot = ctrl->slot;
  190. dbg("p_slot = %p\n", p_slot);
  191. while (p_slot && (p_slot->device != device)) {
  192. tmp_slot = p_slot;
  193. p_slot = p_slot->next;
  194. dbg("In while loop, p_slot = %p\n", p_slot);
  195. }
  196. if (p_slot == NULL) {
  197. err("ERROR: pciehp_find_slot device=0x%x\n", device);
  198. p_slot = tmp_slot;
  199. }
  200. return p_slot;
  201. }
  202. static inline int wait_for_ctrl_irq(struct controller *ctrl)
  203. {
  204. int retval = 0;
  205. DECLARE_WAITQUEUE(wait, current);
  206. dbg("%s : start\n", __FUNCTION__);
  207. add_wait_queue(&ctrl->queue, &wait);
  208. if (!pciehp_poll_mode)
  209. /* Sleep for up to 1 second */
  210. msleep_interruptible(1000);
  211. else
  212. msleep_interruptible(2500);
  213. remove_wait_queue(&ctrl->queue, &wait);
  214. if (signal_pending(current))
  215. retval = -EINTR;
  216. dbg("%s : end\n", __FUNCTION__);
  217. return retval;
  218. }
  219. #define SLOT_NAME_SIZE 10
  220. static inline void make_slot_name(char *buffer, int buffer_size, struct slot *slot)
  221. {
  222. snprintf(buffer, buffer_size, "%04d_%04d", slot->bus, slot->number);
  223. }
  224. enum php_ctlr_type {
  225. PCI,
  226. ISA,
  227. ACPI
  228. };
  229. typedef u8(*php_intr_callback_t) (unsigned int change_id, void *instance_id);
  230. int pcie_init(struct controller *ctrl, struct pcie_device *dev,
  231. php_intr_callback_t attention_button_callback,
  232. php_intr_callback_t switch_change_callback,
  233. php_intr_callback_t presence_change_callback,
  234. php_intr_callback_t power_fault_callback);
  235. /* This has no meaning for PCI Express, as there is only 1 slot per port */
  236. int pcie_get_ctlr_slot_config(struct controller *ctrl,
  237. int *num_ctlr_slots,
  238. int *first_device_num,
  239. int *physical_slot_num,
  240. u8 *ctrlcap);
  241. struct hpc_ops {
  242. int (*power_on_slot) (struct slot *slot);
  243. int (*power_off_slot) (struct slot *slot);
  244. int (*get_power_status) (struct slot *slot, u8 *status);
  245. int (*get_attention_status) (struct slot *slot, u8 *status);
  246. int (*set_attention_status) (struct slot *slot, u8 status);
  247. int (*get_latch_status) (struct slot *slot, u8 *status);
  248. int (*get_adapter_status) (struct slot *slot, u8 *status);
  249. int (*get_max_bus_speed) (struct slot *slot, enum pci_bus_speed *speed);
  250. int (*get_cur_bus_speed) (struct slot *slot, enum pci_bus_speed *speed);
  251. int (*get_max_lnk_width) (struct slot *slot, enum pcie_link_width *value);
  252. int (*get_cur_lnk_width) (struct slot *slot, enum pcie_link_width *value);
  253. int (*query_power_fault) (struct slot *slot);
  254. void (*green_led_on) (struct slot *slot);
  255. void (*green_led_off) (struct slot *slot);
  256. void (*green_led_blink) (struct slot *slot);
  257. void (*release_ctlr) (struct controller *ctrl);
  258. int (*check_lnk_status) (struct controller *ctrl);
  259. };
  260. #endif /* _PCIEHP_H */