iwl4965-base.c 250 KB

12345678910111213141516171819202122232425262728293031323334353637383940414243444546474849505152535455565758596061626364656667686970717273747576777879808182838485868788899091929394959697989910010110210310410510610710810911011111211311411511611711811912012112212312412512612712812913013113213313413513613713813914014114214314414514614714814915015115215315415515615715815916016116216316416516616716816917017117217317417517617717817918018118218318418518618718818919019119219319419519619719819920020120220320420520620720820921021121221321421521621721821922022122222322422522622722822923023123223323423523623723823924024124224324424524624724824925025125225325425525625725825926026126226326426526626726826927027127227327427527627727827928028128228328428528628728828929029129229329429529629729829930030130230330430530630730830931031131231331431531631731831932032132232332432532632732832933033133233333433533633733833934034134234334434534634734834935035135235335435535635735835936036136236336436536636736836937037137237337437537637737837938038138238338438538638738838939039139239339439539639739839940040140240340440540640740840941041141241341441541641741841942042142242342442542642742842943043143243343443543643743843944044144244344444544644744844945045145245345445545645745845946046146246346446546646746846947047147247347447547647747847948048148248348448548648748848949049149249349449549649749849950050150250350450550650750850951051151251351451551651751851952052152252352452552652752852953053153253353453553653753853954054154254354454554654754854955055155255355455555655755855956056156256356456556656756856957057157257357457557657757857958058158258358458558658758858959059159259359459559659759859960060160260360460560660760860961061161261361461561661761861962062162262362462562662762862963063163263363463563663763863964064164264364464564664764864965065165265365465565665765865966066166266366466566666766866967067167267367467567667767867968068168268368468568668768868969069169269369469569669769869970070170270370470570670770870971071171271371471571671771871972072172272372472572672772872973073173273373473573673773873974074174274374474574674774874975075175275375475575675775875976076176276376476576676776876977077177277377477577677777877978078178278378478578678778878979079179279379479579679779879980080180280380480580680780880981081181281381481581681781881982082182282382482582682782882983083183283383483583683783883984084184284384484584684784884985085185285385485585685785885986086186286386486586686786886987087187287387487587687787887988088188288388488588688788888989089189289389489589689789889990090190290390490590690790890991091191291391491591691791891992092192292392492592692792892993093193293393493593693793893994094194294394494594694794894995095195295395495595695795895996096196296396496596696796896997097197297397497597697797897998098198298398498598698798898999099199299399499599699799899910001001100210031004100510061007100810091010101110121013101410151016101710181019102010211022102310241025102610271028102910301031103210331034103510361037103810391040104110421043104410451046104710481049105010511052105310541055105610571058105910601061106210631064106510661067106810691070107110721073107410751076107710781079108010811082108310841085108610871088108910901091109210931094109510961097109810991100110111021103110411051106110711081109111011111112111311141115111611171118111911201121112211231124112511261127112811291130113111321133113411351136113711381139114011411142114311441145114611471148114911501151115211531154115511561157115811591160116111621163116411651166116711681169117011711172117311741175117611771178117911801181118211831184118511861187118811891190119111921193119411951196119711981199120012011202120312041205120612071208120912101211121212131214121512161217121812191220122112221223122412251226122712281229123012311232123312341235123612371238123912401241124212431244124512461247124812491250125112521253125412551256125712581259126012611262126312641265126612671268126912701271127212731274127512761277127812791280128112821283128412851286128712881289129012911292129312941295129612971298129913001301130213031304130513061307130813091310131113121313131413151316131713181319132013211322132313241325132613271328132913301331133213331334133513361337133813391340134113421343134413451346134713481349135013511352135313541355135613571358135913601361136213631364136513661367136813691370137113721373137413751376137713781379138013811382138313841385138613871388138913901391139213931394139513961397139813991400140114021403140414051406140714081409141014111412141314141415141614171418141914201421142214231424142514261427142814291430143114321433143414351436143714381439144014411442144314441445144614471448144914501451145214531454145514561457145814591460146114621463146414651466146714681469147014711472147314741475147614771478147914801481148214831484148514861487148814891490149114921493149414951496149714981499150015011502150315041505150615071508150915101511151215131514151515161517151815191520152115221523152415251526152715281529153015311532153315341535153615371538153915401541154215431544154515461547154815491550155115521553155415551556155715581559156015611562156315641565156615671568156915701571157215731574157515761577157815791580158115821583158415851586158715881589159015911592159315941595159615971598159916001601160216031604160516061607160816091610161116121613161416151616161716181619162016211622162316241625162616271628162916301631163216331634163516361637163816391640164116421643164416451646164716481649165016511652165316541655165616571658165916601661166216631664166516661667166816691670167116721673167416751676167716781679168016811682168316841685168616871688168916901691169216931694169516961697169816991700170117021703170417051706170717081709171017111712171317141715171617171718171917201721172217231724172517261727172817291730173117321733173417351736173717381739174017411742174317441745174617471748174917501751175217531754175517561757175817591760176117621763176417651766176717681769177017711772177317741775177617771778177917801781178217831784178517861787178817891790179117921793179417951796179717981799180018011802180318041805180618071808180918101811181218131814181518161817181818191820182118221823182418251826182718281829183018311832183318341835183618371838183918401841184218431844184518461847184818491850185118521853185418551856185718581859186018611862186318641865186618671868186918701871187218731874187518761877187818791880188118821883188418851886188718881889189018911892189318941895189618971898189919001901190219031904190519061907190819091910191119121913191419151916191719181919192019211922192319241925192619271928192919301931193219331934193519361937193819391940194119421943194419451946194719481949195019511952195319541955195619571958195919601961196219631964196519661967196819691970197119721973197419751976197719781979198019811982198319841985198619871988198919901991199219931994199519961997199819992000200120022003200420052006200720082009201020112012201320142015201620172018201920202021202220232024202520262027202820292030203120322033203420352036203720382039204020412042204320442045204620472048204920502051205220532054205520562057205820592060206120622063206420652066206720682069207020712072207320742075207620772078207920802081208220832084208520862087208820892090209120922093209420952096209720982099210021012102210321042105210621072108210921102111211221132114211521162117211821192120212121222123212421252126212721282129213021312132213321342135213621372138213921402141214221432144214521462147214821492150215121522153215421552156215721582159216021612162216321642165216621672168216921702171217221732174217521762177217821792180218121822183218421852186218721882189219021912192219321942195219621972198219922002201220222032204220522062207220822092210221122122213221422152216221722182219222022212222222322242225222622272228222922302231223222332234223522362237223822392240224122422243224422452246224722482249225022512252225322542255225622572258225922602261226222632264226522662267226822692270227122722273227422752276227722782279228022812282228322842285228622872288228922902291229222932294229522962297229822992300230123022303230423052306230723082309231023112312231323142315231623172318231923202321232223232324232523262327232823292330233123322333233423352336233723382339234023412342234323442345234623472348234923502351235223532354235523562357235823592360236123622363236423652366236723682369237023712372237323742375237623772378237923802381238223832384238523862387238823892390239123922393239423952396239723982399240024012402240324042405240624072408240924102411241224132414241524162417241824192420242124222423242424252426242724282429243024312432243324342435243624372438243924402441244224432444244524462447244824492450245124522453245424552456245724582459246024612462246324642465246624672468246924702471247224732474247524762477247824792480248124822483248424852486248724882489249024912492249324942495249624972498249925002501250225032504250525062507250825092510251125122513251425152516251725182519252025212522252325242525252625272528252925302531253225332534253525362537253825392540254125422543254425452546254725482549255025512552255325542555255625572558255925602561256225632564256525662567256825692570257125722573257425752576257725782579258025812582258325842585258625872588258925902591259225932594259525962597259825992600260126022603260426052606260726082609261026112612261326142615261626172618261926202621262226232624262526262627262826292630263126322633263426352636263726382639264026412642264326442645264626472648264926502651265226532654265526562657265826592660266126622663266426652666266726682669267026712672267326742675267626772678267926802681268226832684268526862687268826892690269126922693269426952696269726982699270027012702270327042705270627072708270927102711271227132714271527162717271827192720272127222723272427252726272727282729273027312732273327342735273627372738273927402741274227432744274527462747274827492750275127522753275427552756275727582759276027612762276327642765276627672768276927702771277227732774277527762777277827792780278127822783278427852786278727882789279027912792279327942795279627972798279928002801280228032804280528062807280828092810281128122813281428152816281728182819282028212822282328242825282628272828282928302831283228332834283528362837283828392840284128422843284428452846284728482849285028512852285328542855285628572858285928602861286228632864286528662867286828692870287128722873287428752876287728782879288028812882288328842885288628872888288928902891289228932894289528962897289828992900290129022903290429052906290729082909291029112912291329142915291629172918291929202921292229232924292529262927292829292930293129322933293429352936293729382939294029412942294329442945294629472948294929502951295229532954295529562957295829592960296129622963296429652966296729682969297029712972297329742975297629772978297929802981298229832984298529862987298829892990299129922993299429952996299729982999300030013002300330043005300630073008300930103011301230133014301530163017301830193020302130223023302430253026302730283029303030313032303330343035303630373038303930403041304230433044304530463047304830493050305130523053305430553056305730583059306030613062306330643065306630673068306930703071307230733074307530763077307830793080308130823083308430853086308730883089309030913092309330943095309630973098309931003101310231033104310531063107310831093110311131123113311431153116311731183119312031213122312331243125312631273128312931303131313231333134313531363137313831393140314131423143314431453146314731483149315031513152315331543155315631573158315931603161316231633164316531663167316831693170317131723173317431753176317731783179318031813182318331843185318631873188318931903191319231933194319531963197319831993200320132023203320432053206320732083209321032113212321332143215321632173218321932203221322232233224322532263227322832293230323132323233323432353236323732383239324032413242324332443245324632473248324932503251325232533254325532563257325832593260326132623263326432653266326732683269327032713272327332743275327632773278327932803281328232833284328532863287328832893290329132923293329432953296329732983299330033013302330333043305330633073308330933103311331233133314331533163317331833193320332133223323332433253326332733283329333033313332333333343335333633373338333933403341334233433344334533463347334833493350335133523353335433553356335733583359336033613362336333643365336633673368336933703371337233733374337533763377337833793380338133823383338433853386338733883389339033913392339333943395339633973398339934003401340234033404340534063407340834093410341134123413341434153416341734183419342034213422342334243425342634273428342934303431343234333434343534363437343834393440344134423443344434453446344734483449345034513452345334543455345634573458345934603461346234633464346534663467346834693470347134723473347434753476347734783479348034813482348334843485348634873488348934903491349234933494349534963497349834993500350135023503350435053506350735083509351035113512351335143515351635173518351935203521352235233524352535263527352835293530353135323533353435353536353735383539354035413542354335443545354635473548354935503551355235533554355535563557355835593560356135623563356435653566356735683569357035713572357335743575357635773578357935803581358235833584358535863587358835893590359135923593359435953596359735983599360036013602360336043605360636073608360936103611361236133614361536163617361836193620362136223623362436253626362736283629363036313632363336343635363636373638363936403641364236433644364536463647364836493650365136523653365436553656365736583659366036613662366336643665366636673668366936703671367236733674367536763677367836793680368136823683368436853686368736883689369036913692369336943695369636973698369937003701370237033704370537063707370837093710371137123713371437153716371737183719372037213722372337243725372637273728372937303731373237333734373537363737373837393740374137423743374437453746374737483749375037513752375337543755375637573758375937603761376237633764376537663767376837693770377137723773377437753776377737783779378037813782378337843785378637873788378937903791379237933794379537963797379837993800380138023803380438053806380738083809381038113812381338143815381638173818381938203821382238233824382538263827382838293830383138323833383438353836383738383839384038413842384338443845384638473848384938503851385238533854385538563857385838593860386138623863386438653866386738683869387038713872387338743875387638773878387938803881388238833884388538863887388838893890389138923893389438953896389738983899390039013902390339043905390639073908390939103911391239133914391539163917391839193920392139223923392439253926392739283929393039313932393339343935393639373938393939403941394239433944394539463947394839493950395139523953395439553956395739583959396039613962396339643965396639673968396939703971397239733974397539763977397839793980398139823983398439853986398739883989399039913992399339943995399639973998399940004001400240034004400540064007400840094010401140124013401440154016401740184019402040214022402340244025402640274028402940304031403240334034403540364037403840394040404140424043404440454046404740484049405040514052405340544055405640574058405940604061406240634064406540664067406840694070407140724073407440754076407740784079408040814082408340844085408640874088408940904091409240934094409540964097409840994100410141024103410441054106410741084109411041114112411341144115411641174118411941204121412241234124412541264127412841294130413141324133413441354136413741384139414041414142414341444145414641474148414941504151415241534154415541564157415841594160416141624163416441654166416741684169417041714172417341744175417641774178417941804181418241834184418541864187418841894190419141924193419441954196419741984199420042014202420342044205420642074208420942104211421242134214421542164217421842194220422142224223422442254226422742284229423042314232423342344235423642374238423942404241424242434244424542464247424842494250425142524253425442554256425742584259426042614262426342644265426642674268426942704271427242734274427542764277427842794280428142824283428442854286428742884289429042914292429342944295429642974298429943004301430243034304430543064307430843094310431143124313431443154316431743184319432043214322432343244325432643274328432943304331433243334334433543364337433843394340434143424343434443454346434743484349435043514352435343544355435643574358435943604361436243634364436543664367436843694370437143724373437443754376437743784379438043814382438343844385438643874388438943904391439243934394439543964397439843994400440144024403440444054406440744084409441044114412441344144415441644174418441944204421442244234424442544264427442844294430443144324433443444354436443744384439444044414442444344444445444644474448444944504451445244534454445544564457445844594460446144624463446444654466446744684469447044714472447344744475447644774478447944804481448244834484448544864487448844894490449144924493449444954496449744984499450045014502450345044505450645074508450945104511451245134514451545164517451845194520452145224523452445254526452745284529453045314532453345344535453645374538453945404541454245434544454545464547454845494550455145524553455445554556455745584559456045614562456345644565456645674568456945704571457245734574457545764577457845794580458145824583458445854586458745884589459045914592459345944595459645974598459946004601460246034604460546064607460846094610461146124613461446154616461746184619462046214622462346244625462646274628462946304631463246334634463546364637463846394640464146424643464446454646464746484649465046514652465346544655465646574658465946604661466246634664466546664667466846694670467146724673467446754676467746784679468046814682468346844685468646874688468946904691469246934694469546964697469846994700470147024703470447054706470747084709471047114712471347144715471647174718471947204721472247234724472547264727472847294730473147324733473447354736473747384739474047414742474347444745474647474748474947504751475247534754475547564757475847594760476147624763476447654766476747684769477047714772477347744775477647774778477947804781478247834784478547864787478847894790479147924793479447954796479747984799480048014802480348044805480648074808480948104811481248134814481548164817481848194820482148224823482448254826482748284829483048314832483348344835483648374838483948404841484248434844484548464847484848494850485148524853485448554856485748584859486048614862486348644865486648674868486948704871487248734874487548764877487848794880488148824883488448854886488748884889489048914892489348944895489648974898489949004901490249034904490549064907490849094910491149124913491449154916491749184919492049214922492349244925492649274928492949304931493249334934493549364937493849394940494149424943494449454946494749484949495049514952495349544955495649574958495949604961496249634964496549664967496849694970497149724973497449754976497749784979498049814982498349844985498649874988498949904991499249934994499549964997499849995000500150025003500450055006500750085009501050115012501350145015501650175018501950205021502250235024502550265027502850295030503150325033503450355036503750385039504050415042504350445045504650475048504950505051505250535054505550565057505850595060506150625063506450655066506750685069507050715072507350745075507650775078507950805081508250835084508550865087508850895090509150925093509450955096509750985099510051015102510351045105510651075108510951105111511251135114511551165117511851195120512151225123512451255126512751285129513051315132513351345135513651375138513951405141514251435144514551465147514851495150515151525153515451555156515751585159516051615162516351645165516651675168516951705171517251735174517551765177517851795180518151825183518451855186518751885189519051915192519351945195519651975198519952005201520252035204520552065207520852095210521152125213521452155216521752185219522052215222522352245225522652275228522952305231523252335234523552365237523852395240524152425243524452455246524752485249525052515252525352545255525652575258525952605261526252635264526552665267526852695270527152725273527452755276527752785279528052815282528352845285528652875288528952905291529252935294529552965297529852995300530153025303530453055306530753085309531053115312531353145315531653175318531953205321532253235324532553265327532853295330533153325333533453355336533753385339534053415342534353445345534653475348534953505351535253535354535553565357535853595360536153625363536453655366536753685369537053715372537353745375537653775378537953805381538253835384538553865387538853895390539153925393539453955396539753985399540054015402540354045405540654075408540954105411541254135414541554165417541854195420542154225423542454255426542754285429543054315432543354345435543654375438543954405441544254435444544554465447544854495450545154525453545454555456545754585459546054615462546354645465546654675468546954705471547254735474547554765477547854795480548154825483548454855486548754885489549054915492549354945495549654975498549955005501550255035504550555065507550855095510551155125513551455155516551755185519552055215522552355245525552655275528552955305531553255335534553555365537553855395540554155425543554455455546554755485549555055515552555355545555555655575558555955605561556255635564556555665567556855695570557155725573557455755576557755785579558055815582558355845585558655875588558955905591559255935594559555965597559855995600560156025603560456055606560756085609561056115612561356145615561656175618561956205621562256235624562556265627562856295630563156325633563456355636563756385639564056415642564356445645564656475648564956505651565256535654565556565657565856595660566156625663566456655666566756685669567056715672567356745675567656775678567956805681568256835684568556865687568856895690569156925693569456955696569756985699570057015702570357045705570657075708570957105711571257135714571557165717571857195720572157225723572457255726572757285729573057315732573357345735573657375738573957405741574257435744574557465747574857495750575157525753575457555756575757585759576057615762576357645765576657675768576957705771577257735774577557765777577857795780578157825783578457855786578757885789579057915792579357945795579657975798579958005801580258035804580558065807580858095810581158125813581458155816581758185819582058215822582358245825582658275828582958305831583258335834583558365837583858395840584158425843584458455846584758485849585058515852585358545855585658575858585958605861586258635864586558665867586858695870587158725873587458755876587758785879588058815882588358845885588658875888588958905891589258935894589558965897589858995900590159025903590459055906590759085909591059115912591359145915591659175918591959205921592259235924592559265927592859295930593159325933593459355936593759385939594059415942594359445945594659475948594959505951595259535954595559565957595859595960596159625963596459655966596759685969597059715972597359745975597659775978597959805981598259835984598559865987598859895990599159925993599459955996599759985999600060016002600360046005600660076008600960106011601260136014601560166017601860196020602160226023602460256026602760286029603060316032603360346035603660376038603960406041604260436044604560466047604860496050605160526053605460556056605760586059606060616062606360646065606660676068606960706071607260736074607560766077607860796080608160826083608460856086608760886089609060916092609360946095609660976098609961006101610261036104610561066107610861096110611161126113611461156116611761186119612061216122612361246125612661276128612961306131613261336134613561366137613861396140614161426143614461456146614761486149615061516152615361546155615661576158615961606161616261636164616561666167616861696170617161726173617461756176617761786179618061816182618361846185618661876188618961906191619261936194619561966197619861996200620162026203620462056206620762086209621062116212621362146215621662176218621962206221622262236224622562266227622862296230623162326233623462356236623762386239624062416242624362446245624662476248624962506251625262536254625562566257625862596260626162626263626462656266626762686269627062716272627362746275627662776278627962806281628262836284628562866287628862896290629162926293629462956296629762986299630063016302630363046305630663076308630963106311631263136314631563166317631863196320632163226323632463256326632763286329633063316332633363346335633663376338633963406341634263436344634563466347634863496350635163526353635463556356635763586359636063616362636363646365636663676368636963706371637263736374637563766377637863796380638163826383638463856386638763886389639063916392639363946395639663976398639964006401640264036404640564066407640864096410641164126413641464156416641764186419642064216422642364246425642664276428642964306431643264336434643564366437643864396440644164426443644464456446644764486449645064516452645364546455645664576458645964606461646264636464646564666467646864696470647164726473647464756476647764786479648064816482648364846485648664876488648964906491649264936494649564966497649864996500650165026503650465056506650765086509651065116512651365146515651665176518651965206521652265236524652565266527652865296530653165326533653465356536653765386539654065416542654365446545654665476548654965506551655265536554655565566557655865596560656165626563656465656566656765686569657065716572657365746575657665776578657965806581658265836584658565866587658865896590659165926593659465956596659765986599660066016602660366046605660666076608660966106611661266136614661566166617661866196620662166226623662466256626662766286629663066316632663366346635663666376638663966406641664266436644664566466647664866496650665166526653665466556656665766586659666066616662666366646665666666676668666966706671667266736674667566766677667866796680668166826683668466856686668766886689669066916692669366946695669666976698669967006701670267036704670567066707670867096710671167126713671467156716671767186719672067216722672367246725672667276728672967306731673267336734673567366737673867396740674167426743674467456746674767486749675067516752675367546755675667576758675967606761676267636764676567666767676867696770677167726773677467756776677767786779678067816782678367846785678667876788678967906791679267936794679567966797679867996800680168026803680468056806680768086809681068116812681368146815681668176818681968206821682268236824682568266827682868296830683168326833683468356836683768386839684068416842684368446845684668476848684968506851685268536854685568566857685868596860686168626863686468656866686768686869687068716872687368746875687668776878687968806881688268836884688568866887688868896890689168926893689468956896689768986899690069016902690369046905690669076908690969106911691269136914691569166917691869196920692169226923692469256926692769286929693069316932693369346935693669376938693969406941694269436944694569466947694869496950695169526953695469556956695769586959696069616962696369646965696669676968696969706971697269736974697569766977697869796980698169826983698469856986698769886989699069916992699369946995699669976998699970007001700270037004700570067007700870097010701170127013701470157016701770187019702070217022702370247025702670277028702970307031703270337034703570367037703870397040704170427043704470457046704770487049705070517052705370547055705670577058705970607061706270637064706570667067706870697070707170727073707470757076707770787079708070817082708370847085708670877088708970907091709270937094709570967097709870997100710171027103710471057106710771087109711071117112711371147115711671177118711971207121712271237124712571267127712871297130713171327133713471357136713771387139714071417142714371447145714671477148714971507151715271537154715571567157715871597160716171627163716471657166716771687169717071717172717371747175717671777178717971807181718271837184718571867187718871897190719171927193719471957196719771987199720072017202720372047205720672077208720972107211721272137214721572167217721872197220722172227223722472257226722772287229723072317232723372347235723672377238723972407241724272437244724572467247724872497250725172527253725472557256725772587259726072617262726372647265726672677268726972707271727272737274727572767277727872797280728172827283728472857286728772887289729072917292729372947295729672977298729973007301730273037304730573067307730873097310731173127313731473157316731773187319732073217322732373247325732673277328732973307331733273337334733573367337733873397340734173427343734473457346734773487349735073517352735373547355735673577358735973607361736273637364736573667367736873697370737173727373737473757376737773787379738073817382738373847385738673877388738973907391739273937394739573967397739873997400740174027403740474057406740774087409741074117412741374147415741674177418741974207421742274237424742574267427742874297430743174327433743474357436743774387439744074417442744374447445744674477448744974507451745274537454745574567457745874597460746174627463746474657466746774687469747074717472747374747475747674777478747974807481748274837484748574867487748874897490749174927493749474957496749774987499750075017502750375047505750675077508750975107511751275137514751575167517751875197520752175227523752475257526752775287529753075317532753375347535753675377538753975407541754275437544754575467547754875497550755175527553755475557556755775587559756075617562756375647565756675677568756975707571757275737574757575767577757875797580758175827583758475857586758775887589759075917592759375947595759675977598759976007601760276037604760576067607760876097610761176127613761476157616761776187619762076217622762376247625762676277628762976307631763276337634763576367637763876397640764176427643764476457646764776487649765076517652765376547655765676577658765976607661766276637664766576667667766876697670767176727673767476757676767776787679768076817682768376847685768676877688768976907691769276937694769576967697769876997700770177027703770477057706770777087709771077117712771377147715771677177718771977207721772277237724772577267727772877297730773177327733773477357736773777387739774077417742774377447745774677477748774977507751775277537754775577567757775877597760776177627763776477657766776777687769777077717772777377747775777677777778777977807781778277837784778577867787778877897790779177927793779477957796779777987799780078017802780378047805780678077808780978107811781278137814781578167817781878197820782178227823782478257826782778287829783078317832783378347835783678377838783978407841784278437844784578467847784878497850785178527853785478557856785778587859786078617862786378647865786678677868786978707871787278737874787578767877787878797880788178827883788478857886788778887889789078917892789378947895789678977898789979007901790279037904790579067907790879097910791179127913791479157916791779187919792079217922792379247925792679277928792979307931793279337934793579367937793879397940794179427943794479457946794779487949795079517952795379547955795679577958795979607961796279637964796579667967796879697970797179727973797479757976797779787979798079817982798379847985798679877988798979907991799279937994799579967997799879998000800180028003800480058006800780088009801080118012801380148015801680178018801980208021802280238024802580268027802880298030803180328033803480358036803780388039804080418042804380448045804680478048804980508051805280538054805580568057805880598060806180628063806480658066806780688069807080718072807380748075807680778078807980808081808280838084808580868087808880898090809180928093809480958096809780988099810081018102810381048105810681078108810981108111811281138114811581168117811881198120812181228123812481258126812781288129813081318132813381348135813681378138813981408141814281438144814581468147814881498150815181528153815481558156815781588159816081618162816381648165816681678168816981708171817281738174817581768177817881798180818181828183818481858186818781888189819081918192819381948195819681978198819982008201820282038204820582068207820882098210821182128213821482158216821782188219822082218222822382248225822682278228822982308231823282338234823582368237823882398240824182428243824482458246824782488249825082518252825382548255825682578258825982608261826282638264826582668267826882698270827182728273827482758276827782788279828082818282828382848285828682878288828982908291829282938294829582968297829882998300830183028303830483058306830783088309831083118312831383148315831683178318831983208321832283238324832583268327832883298330833183328333833483358336833783388339834083418342834383448345834683478348834983508351835283538354835583568357835883598360836183628363836483658366836783688369837083718372837383748375837683778378837983808381838283838384838583868387838883898390839183928393839483958396839783988399840084018402840384048405840684078408840984108411841284138414841584168417841884198420842184228423842484258426842784288429843084318432843384348435843684378438843984408441844284438444844584468447844884498450845184528453845484558456845784588459846084618462846384648465846684678468846984708471847284738474847584768477847884798480848184828483848484858486848784888489849084918492849384948495849684978498849985008501850285038504850585068507850885098510851185128513851485158516851785188519852085218522852385248525852685278528852985308531853285338534853585368537853885398540854185428543854485458546854785488549855085518552855385548555855685578558855985608561856285638564856585668567856885698570857185728573857485758576857785788579858085818582858385848585858685878588858985908591859285938594859585968597859885998600860186028603860486058606860786088609861086118612861386148615861686178618861986208621862286238624862586268627862886298630863186328633863486358636863786388639864086418642864386448645864686478648864986508651865286538654865586568657865886598660866186628663866486658666866786688669867086718672867386748675867686778678867986808681868286838684868586868687868886898690869186928693869486958696869786988699870087018702870387048705870687078708870987108711871287138714871587168717871887198720872187228723872487258726872787288729873087318732873387348735873687378738873987408741874287438744874587468747874887498750875187528753875487558756875787588759876087618762876387648765876687678768876987708771877287738774877587768777877887798780878187828783878487858786878787888789879087918792879387948795879687978798879988008801880288038804880588068807880888098810881188128813881488158816881788188819882088218822882388248825882688278828882988308831883288338834883588368837883888398840884188428843884488458846884788488849885088518852885388548855885688578858885988608861886288638864886588668867886888698870887188728873887488758876887788788879888088818882888388848885888688878888888988908891889288938894889588968897889888998900890189028903890489058906890789088909891089118912891389148915891689178918891989208921892289238924892589268927892889298930893189328933893489358936893789388939
  1. /******************************************************************************
  2. *
  3. * Copyright(c) 2003 - 2008 Intel Corporation. All rights reserved.
  4. *
  5. * Portions of this file are derived from the ipw3945 project, as well
  6. * as portions of the ieee80211 subsystem header files.
  7. *
  8. * This program is free software; you can redistribute it and/or modify it
  9. * under the terms of version 2 of the GNU General Public License as
  10. * published by the Free Software Foundation.
  11. *
  12. * This program is distributed in the hope that it will be useful, but WITHOUT
  13. * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
  14. * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for
  15. * more details.
  16. *
  17. * You should have received a copy of the GNU General Public License along with
  18. * this program; if not, write to the Free Software Foundation, Inc.,
  19. * 51 Franklin Street, Fifth Floor, Boston, MA 02110, USA
  20. *
  21. * The full GNU General Public License is included in this distribution in the
  22. * file called LICENSE.
  23. *
  24. * Contact Information:
  25. * James P. Ketrenos <ipw2100-admin@linux.intel.com>
  26. * Intel Corporation, 5200 N.E. Elam Young Parkway, Hillsboro, OR 97124-6497
  27. *
  28. *****************************************************************************/
  29. #include <linux/kernel.h>
  30. #include <linux/module.h>
  31. #include <linux/version.h>
  32. #include <linux/init.h>
  33. #include <linux/pci.h>
  34. #include <linux/dma-mapping.h>
  35. #include <linux/delay.h>
  36. #include <linux/skbuff.h>
  37. #include <linux/netdevice.h>
  38. #include <linux/wireless.h>
  39. #include <linux/firmware.h>
  40. #include <linux/etherdevice.h>
  41. #include <linux/if_arp.h>
  42. #include <net/mac80211.h>
  43. #include <asm/div64.h>
  44. #include "iwl-eeprom.h"
  45. #include "iwl-core.h"
  46. #include "iwl-4965.h"
  47. #include "iwl-helpers.h"
  48. static int iwl4965_tx_queue_update_write_ptr(struct iwl_priv *priv,
  49. struct iwl4965_tx_queue *txq);
  50. /******************************************************************************
  51. *
  52. * module boiler plate
  53. *
  54. ******************************************************************************/
  55. /* module parameters */
  56. static int iwl4965_param_disable_hw_scan; /* def: 0 = use 4965's h/w scan */
  57. static int iwl4965_param_debug; /* def: 0 = minimal debug log messages */
  58. static int iwl4965_param_disable; /* def: enable radio */
  59. static int iwl4965_param_antenna; /* def: 0 = both antennas (use diversity) */
  60. int iwl4965_param_hwcrypto; /* def: using software encryption */
  61. static int iwl4965_param_qos_enable = 1; /* def: 1 = use quality of service */
  62. int iwl4965_param_queues_num = IWL_MAX_NUM_QUEUES; /* def: 16 Tx queues */
  63. int iwl4965_param_amsdu_size_8K; /* def: enable 8K amsdu size */
  64. /*
  65. * module name, copyright, version, etc.
  66. * NOTE: DRV_NAME is defined in iwlwifi.h for use by iwl-debug.h and printk
  67. */
  68. #define DRV_DESCRIPTION "Intel(R) Wireless WiFi Link 4965AGN driver for Linux"
  69. #ifdef CONFIG_IWLWIFI_DEBUG
  70. #define VD "d"
  71. #else
  72. #define VD
  73. #endif
  74. #ifdef CONFIG_IWL4965_SPECTRUM_MEASUREMENT
  75. #define VS "s"
  76. #else
  77. #define VS
  78. #endif
  79. #define DRV_VERSION IWLWIFI_VERSION VD VS
  80. MODULE_DESCRIPTION(DRV_DESCRIPTION);
  81. MODULE_VERSION(DRV_VERSION);
  82. MODULE_AUTHOR(DRV_COPYRIGHT);
  83. MODULE_LICENSE("GPL");
  84. __le16 *ieee80211_get_qos_ctrl(struct ieee80211_hdr *hdr)
  85. {
  86. u16 fc = le16_to_cpu(hdr->frame_control);
  87. int hdr_len = ieee80211_get_hdrlen(fc);
  88. if ((fc & 0x00cc) == (IEEE80211_STYPE_QOS_DATA | IEEE80211_FTYPE_DATA))
  89. return (__le16 *) ((u8 *) hdr + hdr_len - QOS_CONTROL_LEN);
  90. return NULL;
  91. }
  92. static const struct ieee80211_supported_band *iwl4965_get_hw_mode(
  93. struct iwl_priv *priv, enum ieee80211_band band)
  94. {
  95. return priv->hw->wiphy->bands[band];
  96. }
  97. static int iwl4965_is_empty_essid(const char *essid, int essid_len)
  98. {
  99. /* Single white space is for Linksys APs */
  100. if (essid_len == 1 && essid[0] == ' ')
  101. return 1;
  102. /* Otherwise, if the entire essid is 0, we assume it is hidden */
  103. while (essid_len) {
  104. essid_len--;
  105. if (essid[essid_len] != '\0')
  106. return 0;
  107. }
  108. return 1;
  109. }
  110. static const char *iwl4965_escape_essid(const char *essid, u8 essid_len)
  111. {
  112. static char escaped[IW_ESSID_MAX_SIZE * 2 + 1];
  113. const char *s = essid;
  114. char *d = escaped;
  115. if (iwl4965_is_empty_essid(essid, essid_len)) {
  116. memcpy(escaped, "<hidden>", sizeof("<hidden>"));
  117. return escaped;
  118. }
  119. essid_len = min(essid_len, (u8) IW_ESSID_MAX_SIZE);
  120. while (essid_len--) {
  121. if (*s == '\0') {
  122. *d++ = '\\';
  123. *d++ = '0';
  124. s++;
  125. } else
  126. *d++ = *s++;
  127. }
  128. *d = '\0';
  129. return escaped;
  130. }
  131. /*************** DMA-QUEUE-GENERAL-FUNCTIONS *****
  132. * DMA services
  133. *
  134. * Theory of operation
  135. *
  136. * A Tx or Rx queue resides in host DRAM, and is comprised of a circular buffer
  137. * of buffer descriptors, each of which points to one or more data buffers for
  138. * the device to read from or fill. Driver and device exchange status of each
  139. * queue via "read" and "write" pointers. Driver keeps minimum of 2 empty
  140. * entries in each circular buffer, to protect against confusing empty and full
  141. * queue states.
  142. *
  143. * The device reads or writes the data in the queues via the device's several
  144. * DMA/FIFO channels. Each queue is mapped to a single DMA channel.
  145. *
  146. * For Tx queue, there are low mark and high mark limits. If, after queuing
  147. * the packet for Tx, free space become < low mark, Tx queue stopped. When
  148. * reclaiming packets (on 'tx done IRQ), if free space become > high mark,
  149. * Tx queue resumed.
  150. *
  151. * The 4965 operates with up to 17 queues: One receive queue, one transmit
  152. * queue (#4) for sending commands to the device firmware, and 15 other
  153. * Tx queues that may be mapped to prioritized Tx DMA/FIFO channels.
  154. *
  155. * See more detailed info in iwl-4965-hw.h.
  156. ***************************************************/
  157. int iwl4965_queue_space(const struct iwl4965_queue *q)
  158. {
  159. int s = q->read_ptr - q->write_ptr;
  160. if (q->read_ptr > q->write_ptr)
  161. s -= q->n_bd;
  162. if (s <= 0)
  163. s += q->n_window;
  164. /* keep some reserve to not confuse empty and full situations */
  165. s -= 2;
  166. if (s < 0)
  167. s = 0;
  168. return s;
  169. }
  170. static inline int x2_queue_used(const struct iwl4965_queue *q, int i)
  171. {
  172. return q->write_ptr > q->read_ptr ?
  173. (i >= q->read_ptr && i < q->write_ptr) :
  174. !(i < q->read_ptr && i >= q->write_ptr);
  175. }
  176. static inline u8 get_cmd_index(struct iwl4965_queue *q, u32 index, int is_huge)
  177. {
  178. /* This is for scan command, the big buffer at end of command array */
  179. if (is_huge)
  180. return q->n_window; /* must be power of 2 */
  181. /* Otherwise, use normal size buffers */
  182. return index & (q->n_window - 1);
  183. }
  184. /**
  185. * iwl4965_queue_init - Initialize queue's high/low-water and read/write indexes
  186. */
  187. static int iwl4965_queue_init(struct iwl_priv *priv, struct iwl4965_queue *q,
  188. int count, int slots_num, u32 id)
  189. {
  190. q->n_bd = count;
  191. q->n_window = slots_num;
  192. q->id = id;
  193. /* count must be power-of-two size, otherwise iwl_queue_inc_wrap
  194. * and iwl_queue_dec_wrap are broken. */
  195. BUG_ON(!is_power_of_2(count));
  196. /* slots_num must be power-of-two size, otherwise
  197. * get_cmd_index is broken. */
  198. BUG_ON(!is_power_of_2(slots_num));
  199. q->low_mark = q->n_window / 4;
  200. if (q->low_mark < 4)
  201. q->low_mark = 4;
  202. q->high_mark = q->n_window / 8;
  203. if (q->high_mark < 2)
  204. q->high_mark = 2;
  205. q->write_ptr = q->read_ptr = 0;
  206. return 0;
  207. }
  208. /**
  209. * iwl4965_tx_queue_alloc - Alloc driver data and TFD CB for one Tx/cmd queue
  210. */
  211. static int iwl4965_tx_queue_alloc(struct iwl_priv *priv,
  212. struct iwl4965_tx_queue *txq, u32 id)
  213. {
  214. struct pci_dev *dev = priv->pci_dev;
  215. /* Driver private data, only for Tx (not command) queues,
  216. * not shared with device. */
  217. if (id != IWL_CMD_QUEUE_NUM) {
  218. txq->txb = kmalloc(sizeof(txq->txb[0]) *
  219. TFD_QUEUE_SIZE_MAX, GFP_KERNEL);
  220. if (!txq->txb) {
  221. IWL_ERROR("kmalloc for auxiliary BD "
  222. "structures failed\n");
  223. goto error;
  224. }
  225. } else
  226. txq->txb = NULL;
  227. /* Circular buffer of transmit frame descriptors (TFDs),
  228. * shared with device */
  229. txq->bd = pci_alloc_consistent(dev,
  230. sizeof(txq->bd[0]) * TFD_QUEUE_SIZE_MAX,
  231. &txq->q.dma_addr);
  232. if (!txq->bd) {
  233. IWL_ERROR("pci_alloc_consistent(%zd) failed\n",
  234. sizeof(txq->bd[0]) * TFD_QUEUE_SIZE_MAX);
  235. goto error;
  236. }
  237. txq->q.id = id;
  238. return 0;
  239. error:
  240. if (txq->txb) {
  241. kfree(txq->txb);
  242. txq->txb = NULL;
  243. }
  244. return -ENOMEM;
  245. }
  246. /**
  247. * iwl4965_tx_queue_init - Allocate and initialize one tx/cmd queue
  248. */
  249. int iwl4965_tx_queue_init(struct iwl_priv *priv,
  250. struct iwl4965_tx_queue *txq, int slots_num, u32 txq_id)
  251. {
  252. struct pci_dev *dev = priv->pci_dev;
  253. int len;
  254. int rc = 0;
  255. /*
  256. * Alloc buffer array for commands (Tx or other types of commands).
  257. * For the command queue (#4), allocate command space + one big
  258. * command for scan, since scan command is very huge; the system will
  259. * not have two scans at the same time, so only one is needed.
  260. * For normal Tx queues (all other queues), no super-size command
  261. * space is needed.
  262. */
  263. len = sizeof(struct iwl4965_cmd) * slots_num;
  264. if (txq_id == IWL_CMD_QUEUE_NUM)
  265. len += IWL_MAX_SCAN_SIZE;
  266. txq->cmd = pci_alloc_consistent(dev, len, &txq->dma_addr_cmd);
  267. if (!txq->cmd)
  268. return -ENOMEM;
  269. /* Alloc driver data array and TFD circular buffer */
  270. rc = iwl4965_tx_queue_alloc(priv, txq, txq_id);
  271. if (rc) {
  272. pci_free_consistent(dev, len, txq->cmd, txq->dma_addr_cmd);
  273. return -ENOMEM;
  274. }
  275. txq->need_update = 0;
  276. /* TFD_QUEUE_SIZE_MAX must be power-of-two size, otherwise
  277. * iwl_queue_inc_wrap and iwl_queue_dec_wrap are broken. */
  278. BUILD_BUG_ON(TFD_QUEUE_SIZE_MAX & (TFD_QUEUE_SIZE_MAX - 1));
  279. /* Initialize queue's high/low-water marks, and head/tail indexes */
  280. iwl4965_queue_init(priv, &txq->q, TFD_QUEUE_SIZE_MAX, slots_num, txq_id);
  281. /* Tell device where to find queue */
  282. iwl4965_hw_tx_queue_init(priv, txq);
  283. return 0;
  284. }
  285. /**
  286. * iwl4965_tx_queue_free - Deallocate DMA queue.
  287. * @txq: Transmit queue to deallocate.
  288. *
  289. * Empty queue by removing and destroying all BD's.
  290. * Free all buffers.
  291. * 0-fill, but do not free "txq" descriptor structure.
  292. */
  293. void iwl4965_tx_queue_free(struct iwl_priv *priv, struct iwl4965_tx_queue *txq)
  294. {
  295. struct iwl4965_queue *q = &txq->q;
  296. struct pci_dev *dev = priv->pci_dev;
  297. int len;
  298. if (q->n_bd == 0)
  299. return;
  300. /* first, empty all BD's */
  301. for (; q->write_ptr != q->read_ptr;
  302. q->read_ptr = iwl_queue_inc_wrap(q->read_ptr, q->n_bd))
  303. iwl4965_hw_txq_free_tfd(priv, txq);
  304. len = sizeof(struct iwl4965_cmd) * q->n_window;
  305. if (q->id == IWL_CMD_QUEUE_NUM)
  306. len += IWL_MAX_SCAN_SIZE;
  307. /* De-alloc array of command/tx buffers */
  308. pci_free_consistent(dev, len, txq->cmd, txq->dma_addr_cmd);
  309. /* De-alloc circular buffer of TFDs */
  310. if (txq->q.n_bd)
  311. pci_free_consistent(dev, sizeof(struct iwl4965_tfd_frame) *
  312. txq->q.n_bd, txq->bd, txq->q.dma_addr);
  313. /* De-alloc array of per-TFD driver data */
  314. if (txq->txb) {
  315. kfree(txq->txb);
  316. txq->txb = NULL;
  317. }
  318. /* 0-fill queue descriptor structure */
  319. memset(txq, 0, sizeof(*txq));
  320. }
  321. const u8 iwl4965_broadcast_addr[ETH_ALEN] = { 0xFF, 0xFF, 0xFF, 0xFF, 0xFF, 0xFF };
  322. /*************** STATION TABLE MANAGEMENT ****
  323. * mac80211 should be examined to determine if sta_info is duplicating
  324. * the functionality provided here
  325. */
  326. /**************************************************************/
  327. #if 0 /* temporary disable till we add real remove station */
  328. /**
  329. * iwl4965_remove_station - Remove driver's knowledge of station.
  330. *
  331. * NOTE: This does not remove station from device's station table.
  332. */
  333. static u8 iwl4965_remove_station(struct iwl_priv *priv, const u8 *addr, int is_ap)
  334. {
  335. int index = IWL_INVALID_STATION;
  336. int i;
  337. unsigned long flags;
  338. spin_lock_irqsave(&priv->sta_lock, flags);
  339. if (is_ap)
  340. index = IWL_AP_ID;
  341. else if (is_broadcast_ether_addr(addr))
  342. index = priv->hw_setting.bcast_sta_id;
  343. else
  344. for (i = IWL_STA_ID; i < priv->hw_setting.max_stations; i++)
  345. if (priv->stations[i].used &&
  346. !compare_ether_addr(priv->stations[i].sta.sta.addr,
  347. addr)) {
  348. index = i;
  349. break;
  350. }
  351. if (unlikely(index == IWL_INVALID_STATION))
  352. goto out;
  353. if (priv->stations[index].used) {
  354. priv->stations[index].used = 0;
  355. priv->num_stations--;
  356. }
  357. BUG_ON(priv->num_stations < 0);
  358. out:
  359. spin_unlock_irqrestore(&priv->sta_lock, flags);
  360. return 0;
  361. }
  362. #endif
  363. /**
  364. * iwl4965_clear_stations_table - Clear the driver's station table
  365. *
  366. * NOTE: This does not clear or otherwise alter the device's station table.
  367. */
  368. static void iwl4965_clear_stations_table(struct iwl_priv *priv)
  369. {
  370. unsigned long flags;
  371. spin_lock_irqsave(&priv->sta_lock, flags);
  372. priv->num_stations = 0;
  373. memset(priv->stations, 0, sizeof(priv->stations));
  374. spin_unlock_irqrestore(&priv->sta_lock, flags);
  375. }
  376. /**
  377. * iwl4965_add_station_flags - Add station to tables in driver and device
  378. */
  379. u8 iwl4965_add_station_flags(struct iwl_priv *priv, const u8 *addr,
  380. int is_ap, u8 flags, void *ht_data)
  381. {
  382. int i;
  383. int index = IWL_INVALID_STATION;
  384. struct iwl4965_station_entry *station;
  385. unsigned long flags_spin;
  386. DECLARE_MAC_BUF(mac);
  387. spin_lock_irqsave(&priv->sta_lock, flags_spin);
  388. if (is_ap)
  389. index = IWL_AP_ID;
  390. else if (is_broadcast_ether_addr(addr))
  391. index = priv->hw_setting.bcast_sta_id;
  392. else
  393. for (i = IWL_STA_ID; i < priv->hw_setting.max_stations; i++) {
  394. if (!compare_ether_addr(priv->stations[i].sta.sta.addr,
  395. addr)) {
  396. index = i;
  397. break;
  398. }
  399. if (!priv->stations[i].used &&
  400. index == IWL_INVALID_STATION)
  401. index = i;
  402. }
  403. /* These two conditions have the same outcome, but keep them separate
  404. since they have different meanings */
  405. if (unlikely(index == IWL_INVALID_STATION)) {
  406. spin_unlock_irqrestore(&priv->sta_lock, flags_spin);
  407. return index;
  408. }
  409. if (priv->stations[index].used &&
  410. !compare_ether_addr(priv->stations[index].sta.sta.addr, addr)) {
  411. spin_unlock_irqrestore(&priv->sta_lock, flags_spin);
  412. return index;
  413. }
  414. IWL_DEBUG_ASSOC("Add STA ID %d: %s\n", index, print_mac(mac, addr));
  415. station = &priv->stations[index];
  416. station->used = 1;
  417. priv->num_stations++;
  418. /* Set up the REPLY_ADD_STA command to send to device */
  419. memset(&station->sta, 0, sizeof(struct iwl4965_addsta_cmd));
  420. memcpy(station->sta.sta.addr, addr, ETH_ALEN);
  421. station->sta.mode = 0;
  422. station->sta.sta.sta_id = index;
  423. station->sta.station_flags = 0;
  424. #ifdef CONFIG_IWL4965_HT
  425. /* BCAST station and IBSS stations do not work in HT mode */
  426. if (index != priv->hw_setting.bcast_sta_id &&
  427. priv->iw_mode != IEEE80211_IF_TYPE_IBSS)
  428. iwl4965_set_ht_add_station(priv, index,
  429. (struct ieee80211_ht_info *) ht_data);
  430. #endif /*CONFIG_IWL4965_HT*/
  431. spin_unlock_irqrestore(&priv->sta_lock, flags_spin);
  432. /* Add station to device's station table */
  433. iwl4965_send_add_station(priv, &station->sta, flags);
  434. return index;
  435. }
  436. /*************** DRIVER STATUS FUNCTIONS *****/
  437. static inline int iwl4965_is_ready(struct iwl_priv *priv)
  438. {
  439. /* The adapter is 'ready' if READY and GEO_CONFIGURED bits are
  440. * set but EXIT_PENDING is not */
  441. return test_bit(STATUS_READY, &priv->status) &&
  442. test_bit(STATUS_GEO_CONFIGURED, &priv->status) &&
  443. !test_bit(STATUS_EXIT_PENDING, &priv->status);
  444. }
  445. static inline int iwl4965_is_alive(struct iwl_priv *priv)
  446. {
  447. return test_bit(STATUS_ALIVE, &priv->status);
  448. }
  449. static inline int iwl4965_is_init(struct iwl_priv *priv)
  450. {
  451. return test_bit(STATUS_INIT, &priv->status);
  452. }
  453. static inline int iwl4965_is_rfkill(struct iwl_priv *priv)
  454. {
  455. return test_bit(STATUS_RF_KILL_HW, &priv->status) ||
  456. test_bit(STATUS_RF_KILL_SW, &priv->status);
  457. }
  458. static inline int iwl4965_is_ready_rf(struct iwl_priv *priv)
  459. {
  460. if (iwl4965_is_rfkill(priv))
  461. return 0;
  462. return iwl4965_is_ready(priv);
  463. }
  464. /*************** HOST COMMAND QUEUE FUNCTIONS *****/
  465. #define IWL_CMD(x) case x : return #x
  466. static const char *get_cmd_string(u8 cmd)
  467. {
  468. switch (cmd) {
  469. IWL_CMD(REPLY_ALIVE);
  470. IWL_CMD(REPLY_ERROR);
  471. IWL_CMD(REPLY_RXON);
  472. IWL_CMD(REPLY_RXON_ASSOC);
  473. IWL_CMD(REPLY_QOS_PARAM);
  474. IWL_CMD(REPLY_RXON_TIMING);
  475. IWL_CMD(REPLY_ADD_STA);
  476. IWL_CMD(REPLY_REMOVE_STA);
  477. IWL_CMD(REPLY_REMOVE_ALL_STA);
  478. IWL_CMD(REPLY_TX);
  479. IWL_CMD(REPLY_RATE_SCALE);
  480. IWL_CMD(REPLY_LEDS_CMD);
  481. IWL_CMD(REPLY_TX_LINK_QUALITY_CMD);
  482. IWL_CMD(RADAR_NOTIFICATION);
  483. IWL_CMD(REPLY_QUIET_CMD);
  484. IWL_CMD(REPLY_CHANNEL_SWITCH);
  485. IWL_CMD(CHANNEL_SWITCH_NOTIFICATION);
  486. IWL_CMD(REPLY_SPECTRUM_MEASUREMENT_CMD);
  487. IWL_CMD(SPECTRUM_MEASURE_NOTIFICATION);
  488. IWL_CMD(POWER_TABLE_CMD);
  489. IWL_CMD(PM_SLEEP_NOTIFICATION);
  490. IWL_CMD(PM_DEBUG_STATISTIC_NOTIFIC);
  491. IWL_CMD(REPLY_SCAN_CMD);
  492. IWL_CMD(REPLY_SCAN_ABORT_CMD);
  493. IWL_CMD(SCAN_START_NOTIFICATION);
  494. IWL_CMD(SCAN_RESULTS_NOTIFICATION);
  495. IWL_CMD(SCAN_COMPLETE_NOTIFICATION);
  496. IWL_CMD(BEACON_NOTIFICATION);
  497. IWL_CMD(REPLY_TX_BEACON);
  498. IWL_CMD(WHO_IS_AWAKE_NOTIFICATION);
  499. IWL_CMD(QUIET_NOTIFICATION);
  500. IWL_CMD(REPLY_TX_PWR_TABLE_CMD);
  501. IWL_CMD(MEASURE_ABORT_NOTIFICATION);
  502. IWL_CMD(REPLY_BT_CONFIG);
  503. IWL_CMD(REPLY_STATISTICS_CMD);
  504. IWL_CMD(STATISTICS_NOTIFICATION);
  505. IWL_CMD(REPLY_CARD_STATE_CMD);
  506. IWL_CMD(CARD_STATE_NOTIFICATION);
  507. IWL_CMD(MISSED_BEACONS_NOTIFICATION);
  508. IWL_CMD(REPLY_CT_KILL_CONFIG_CMD);
  509. IWL_CMD(SENSITIVITY_CMD);
  510. IWL_CMD(REPLY_PHY_CALIBRATION_CMD);
  511. IWL_CMD(REPLY_RX_PHY_CMD);
  512. IWL_CMD(REPLY_RX_MPDU_CMD);
  513. IWL_CMD(REPLY_4965_RX);
  514. IWL_CMD(REPLY_COMPRESSED_BA);
  515. default:
  516. return "UNKNOWN";
  517. }
  518. }
  519. #define HOST_COMPLETE_TIMEOUT (HZ / 2)
  520. /**
  521. * iwl4965_enqueue_hcmd - enqueue a uCode command
  522. * @priv: device private data point
  523. * @cmd: a point to the ucode command structure
  524. *
  525. * The function returns < 0 values to indicate the operation is
  526. * failed. On success, it turns the index (> 0) of command in the
  527. * command queue.
  528. */
  529. static int iwl4965_enqueue_hcmd(struct iwl_priv *priv, struct iwl4965_host_cmd *cmd)
  530. {
  531. struct iwl4965_tx_queue *txq = &priv->txq[IWL_CMD_QUEUE_NUM];
  532. struct iwl4965_queue *q = &txq->q;
  533. struct iwl4965_tfd_frame *tfd;
  534. u32 *control_flags;
  535. struct iwl4965_cmd *out_cmd;
  536. u32 idx;
  537. u16 fix_size = (u16)(cmd->len + sizeof(out_cmd->hdr));
  538. dma_addr_t phys_addr;
  539. int ret;
  540. unsigned long flags;
  541. /* If any of the command structures end up being larger than
  542. * the TFD_MAX_PAYLOAD_SIZE, and it sent as a 'small' command then
  543. * we will need to increase the size of the TFD entries */
  544. BUG_ON((fix_size > TFD_MAX_PAYLOAD_SIZE) &&
  545. !(cmd->meta.flags & CMD_SIZE_HUGE));
  546. if (iwl4965_is_rfkill(priv)) {
  547. IWL_DEBUG_INFO("Not sending command - RF KILL");
  548. return -EIO;
  549. }
  550. if (iwl4965_queue_space(q) < ((cmd->meta.flags & CMD_ASYNC) ? 2 : 1)) {
  551. IWL_ERROR("No space for Tx\n");
  552. return -ENOSPC;
  553. }
  554. spin_lock_irqsave(&priv->hcmd_lock, flags);
  555. tfd = &txq->bd[q->write_ptr];
  556. memset(tfd, 0, sizeof(*tfd));
  557. control_flags = (u32 *) tfd;
  558. idx = get_cmd_index(q, q->write_ptr, cmd->meta.flags & CMD_SIZE_HUGE);
  559. out_cmd = &txq->cmd[idx];
  560. out_cmd->hdr.cmd = cmd->id;
  561. memcpy(&out_cmd->meta, &cmd->meta, sizeof(cmd->meta));
  562. memcpy(&out_cmd->cmd.payload, cmd->data, cmd->len);
  563. /* At this point, the out_cmd now has all of the incoming cmd
  564. * information */
  565. out_cmd->hdr.flags = 0;
  566. out_cmd->hdr.sequence = cpu_to_le16(QUEUE_TO_SEQ(IWL_CMD_QUEUE_NUM) |
  567. INDEX_TO_SEQ(q->write_ptr));
  568. if (out_cmd->meta.flags & CMD_SIZE_HUGE)
  569. out_cmd->hdr.sequence |= cpu_to_le16(SEQ_HUGE_FRAME);
  570. phys_addr = txq->dma_addr_cmd + sizeof(txq->cmd[0]) * idx +
  571. offsetof(struct iwl4965_cmd, hdr);
  572. iwl4965_hw_txq_attach_buf_to_tfd(priv, tfd, phys_addr, fix_size);
  573. IWL_DEBUG_HC("Sending command %s (#%x), seq: 0x%04X, "
  574. "%d bytes at %d[%d]:%d\n",
  575. get_cmd_string(out_cmd->hdr.cmd),
  576. out_cmd->hdr.cmd, le16_to_cpu(out_cmd->hdr.sequence),
  577. fix_size, q->write_ptr, idx, IWL_CMD_QUEUE_NUM);
  578. txq->need_update = 1;
  579. /* Set up entry in queue's byte count circular buffer */
  580. ret = iwl4965_tx_queue_update_wr_ptr(priv, txq, 0);
  581. /* Increment and update queue's write index */
  582. q->write_ptr = iwl_queue_inc_wrap(q->write_ptr, q->n_bd);
  583. iwl4965_tx_queue_update_write_ptr(priv, txq);
  584. spin_unlock_irqrestore(&priv->hcmd_lock, flags);
  585. return ret ? ret : idx;
  586. }
  587. static int iwl4965_send_cmd_async(struct iwl_priv *priv, struct iwl4965_host_cmd *cmd)
  588. {
  589. int ret;
  590. BUG_ON(!(cmd->meta.flags & CMD_ASYNC));
  591. /* An asynchronous command can not expect an SKB to be set. */
  592. BUG_ON(cmd->meta.flags & CMD_WANT_SKB);
  593. /* An asynchronous command MUST have a callback. */
  594. BUG_ON(!cmd->meta.u.callback);
  595. if (test_bit(STATUS_EXIT_PENDING, &priv->status))
  596. return -EBUSY;
  597. ret = iwl4965_enqueue_hcmd(priv, cmd);
  598. if (ret < 0) {
  599. IWL_ERROR("Error sending %s: iwl4965_enqueue_hcmd failed: %d\n",
  600. get_cmd_string(cmd->id), ret);
  601. return ret;
  602. }
  603. return 0;
  604. }
  605. static int iwl4965_send_cmd_sync(struct iwl_priv *priv, struct iwl4965_host_cmd *cmd)
  606. {
  607. int cmd_idx;
  608. int ret;
  609. static atomic_t entry = ATOMIC_INIT(0); /* reentrance protection */
  610. BUG_ON(cmd->meta.flags & CMD_ASYNC);
  611. /* A synchronous command can not have a callback set. */
  612. BUG_ON(cmd->meta.u.callback != NULL);
  613. if (atomic_xchg(&entry, 1)) {
  614. IWL_ERROR("Error sending %s: Already sending a host command\n",
  615. get_cmd_string(cmd->id));
  616. return -EBUSY;
  617. }
  618. set_bit(STATUS_HCMD_ACTIVE, &priv->status);
  619. if (cmd->meta.flags & CMD_WANT_SKB)
  620. cmd->meta.source = &cmd->meta;
  621. cmd_idx = iwl4965_enqueue_hcmd(priv, cmd);
  622. if (cmd_idx < 0) {
  623. ret = cmd_idx;
  624. IWL_ERROR("Error sending %s: iwl4965_enqueue_hcmd failed: %d\n",
  625. get_cmd_string(cmd->id), ret);
  626. goto out;
  627. }
  628. ret = wait_event_interruptible_timeout(priv->wait_command_queue,
  629. !test_bit(STATUS_HCMD_ACTIVE, &priv->status),
  630. HOST_COMPLETE_TIMEOUT);
  631. if (!ret) {
  632. if (test_bit(STATUS_HCMD_ACTIVE, &priv->status)) {
  633. IWL_ERROR("Error sending %s: time out after %dms.\n",
  634. get_cmd_string(cmd->id),
  635. jiffies_to_msecs(HOST_COMPLETE_TIMEOUT));
  636. clear_bit(STATUS_HCMD_ACTIVE, &priv->status);
  637. ret = -ETIMEDOUT;
  638. goto cancel;
  639. }
  640. }
  641. if (test_bit(STATUS_RF_KILL_HW, &priv->status)) {
  642. IWL_DEBUG_INFO("Command %s aborted: RF KILL Switch\n",
  643. get_cmd_string(cmd->id));
  644. ret = -ECANCELED;
  645. goto fail;
  646. }
  647. if (test_bit(STATUS_FW_ERROR, &priv->status)) {
  648. IWL_DEBUG_INFO("Command %s failed: FW Error\n",
  649. get_cmd_string(cmd->id));
  650. ret = -EIO;
  651. goto fail;
  652. }
  653. if ((cmd->meta.flags & CMD_WANT_SKB) && !cmd->meta.u.skb) {
  654. IWL_ERROR("Error: Response NULL in '%s'\n",
  655. get_cmd_string(cmd->id));
  656. ret = -EIO;
  657. goto out;
  658. }
  659. ret = 0;
  660. goto out;
  661. cancel:
  662. if (cmd->meta.flags & CMD_WANT_SKB) {
  663. struct iwl4965_cmd *qcmd;
  664. /* Cancel the CMD_WANT_SKB flag for the cmd in the
  665. * TX cmd queue. Otherwise in case the cmd comes
  666. * in later, it will possibly set an invalid
  667. * address (cmd->meta.source). */
  668. qcmd = &priv->txq[IWL_CMD_QUEUE_NUM].cmd[cmd_idx];
  669. qcmd->meta.flags &= ~CMD_WANT_SKB;
  670. }
  671. fail:
  672. if (cmd->meta.u.skb) {
  673. dev_kfree_skb_any(cmd->meta.u.skb);
  674. cmd->meta.u.skb = NULL;
  675. }
  676. out:
  677. atomic_set(&entry, 0);
  678. return ret;
  679. }
  680. int iwl4965_send_cmd(struct iwl_priv *priv, struct iwl4965_host_cmd *cmd)
  681. {
  682. if (cmd->meta.flags & CMD_ASYNC)
  683. return iwl4965_send_cmd_async(priv, cmd);
  684. return iwl4965_send_cmd_sync(priv, cmd);
  685. }
  686. int iwl4965_send_cmd_pdu(struct iwl_priv *priv, u8 id, u16 len, const void *data)
  687. {
  688. struct iwl4965_host_cmd cmd = {
  689. .id = id,
  690. .len = len,
  691. .data = data,
  692. };
  693. return iwl4965_send_cmd_sync(priv, &cmd);
  694. }
  695. static int __must_check iwl4965_send_cmd_u32(struct iwl_priv *priv, u8 id, u32 val)
  696. {
  697. struct iwl4965_host_cmd cmd = {
  698. .id = id,
  699. .len = sizeof(val),
  700. .data = &val,
  701. };
  702. return iwl4965_send_cmd_sync(priv, &cmd);
  703. }
  704. int iwl4965_send_statistics_request(struct iwl_priv *priv)
  705. {
  706. return iwl4965_send_cmd_u32(priv, REPLY_STATISTICS_CMD, 0);
  707. }
  708. /**
  709. * iwl4965_rxon_add_station - add station into station table.
  710. *
  711. * there is only one AP station with id= IWL_AP_ID
  712. * NOTE: mutex must be held before calling this fnction
  713. */
  714. static int iwl4965_rxon_add_station(struct iwl_priv *priv,
  715. const u8 *addr, int is_ap)
  716. {
  717. u8 sta_id;
  718. /* Add station to device's station table */
  719. #ifdef CONFIG_IWL4965_HT
  720. struct ieee80211_conf *conf = &priv->hw->conf;
  721. struct ieee80211_ht_info *cur_ht_config = &conf->ht_conf;
  722. if ((is_ap) &&
  723. (conf->flags & IEEE80211_CONF_SUPPORT_HT_MODE) &&
  724. (priv->iw_mode == IEEE80211_IF_TYPE_STA))
  725. sta_id = iwl4965_add_station_flags(priv, addr, is_ap,
  726. 0, cur_ht_config);
  727. else
  728. #endif /* CONFIG_IWL4965_HT */
  729. sta_id = iwl4965_add_station_flags(priv, addr, is_ap,
  730. 0, NULL);
  731. /* Set up default rate scaling table in device's station table */
  732. iwl4965_add_station(priv, addr, is_ap);
  733. return sta_id;
  734. }
  735. /**
  736. * iwl4965_set_rxon_channel - Set the phymode and channel values in staging RXON
  737. * @phymode: MODE_IEEE80211A sets to 5.2GHz; all else set to 2.4GHz
  738. * @channel: Any channel valid for the requested phymode
  739. * In addition to setting the staging RXON, priv->phymode is also set.
  740. *
  741. * NOTE: Does not commit to the hardware; it sets appropriate bit fields
  742. * in the staging RXON flag structure based on the phymode
  743. */
  744. static int iwl4965_set_rxon_channel(struct iwl_priv *priv,
  745. enum ieee80211_band band,
  746. u16 channel)
  747. {
  748. if (!iwl4965_get_channel_info(priv, band, channel)) {
  749. IWL_DEBUG_INFO("Could not set channel to %d [%d]\n",
  750. channel, band);
  751. return -EINVAL;
  752. }
  753. if ((le16_to_cpu(priv->staging_rxon.channel) == channel) &&
  754. (priv->band == band))
  755. return 0;
  756. priv->staging_rxon.channel = cpu_to_le16(channel);
  757. if (band == IEEE80211_BAND_5GHZ)
  758. priv->staging_rxon.flags &= ~RXON_FLG_BAND_24G_MSK;
  759. else
  760. priv->staging_rxon.flags |= RXON_FLG_BAND_24G_MSK;
  761. priv->band = band;
  762. IWL_DEBUG_INFO("Staging channel set to %d [%d]\n", channel, band);
  763. return 0;
  764. }
  765. /**
  766. * iwl4965_check_rxon_cmd - validate RXON structure is valid
  767. *
  768. * NOTE: This is really only useful during development and can eventually
  769. * be #ifdef'd out once the driver is stable and folks aren't actively
  770. * making changes
  771. */
  772. static int iwl4965_check_rxon_cmd(struct iwl4965_rxon_cmd *rxon)
  773. {
  774. int error = 0;
  775. int counter = 1;
  776. if (rxon->flags & RXON_FLG_BAND_24G_MSK) {
  777. error |= le32_to_cpu(rxon->flags &
  778. (RXON_FLG_TGJ_NARROW_BAND_MSK |
  779. RXON_FLG_RADAR_DETECT_MSK));
  780. if (error)
  781. IWL_WARNING("check 24G fields %d | %d\n",
  782. counter++, error);
  783. } else {
  784. error |= (rxon->flags & RXON_FLG_SHORT_SLOT_MSK) ?
  785. 0 : le32_to_cpu(RXON_FLG_SHORT_SLOT_MSK);
  786. if (error)
  787. IWL_WARNING("check 52 fields %d | %d\n",
  788. counter++, error);
  789. error |= le32_to_cpu(rxon->flags & RXON_FLG_CCK_MSK);
  790. if (error)
  791. IWL_WARNING("check 52 CCK %d | %d\n",
  792. counter++, error);
  793. }
  794. error |= (rxon->node_addr[0] | rxon->bssid_addr[0]) & 0x1;
  795. if (error)
  796. IWL_WARNING("check mac addr %d | %d\n", counter++, error);
  797. /* make sure basic rates 6Mbps and 1Mbps are supported */
  798. error |= (((rxon->ofdm_basic_rates & IWL_RATE_6M_MASK) == 0) &&
  799. ((rxon->cck_basic_rates & IWL_RATE_1M_MASK) == 0));
  800. if (error)
  801. IWL_WARNING("check basic rate %d | %d\n", counter++, error);
  802. error |= (le16_to_cpu(rxon->assoc_id) > 2007);
  803. if (error)
  804. IWL_WARNING("check assoc id %d | %d\n", counter++, error);
  805. error |= ((rxon->flags & (RXON_FLG_CCK_MSK | RXON_FLG_SHORT_SLOT_MSK))
  806. == (RXON_FLG_CCK_MSK | RXON_FLG_SHORT_SLOT_MSK));
  807. if (error)
  808. IWL_WARNING("check CCK and short slot %d | %d\n",
  809. counter++, error);
  810. error |= ((rxon->flags & (RXON_FLG_CCK_MSK | RXON_FLG_AUTO_DETECT_MSK))
  811. == (RXON_FLG_CCK_MSK | RXON_FLG_AUTO_DETECT_MSK));
  812. if (error)
  813. IWL_WARNING("check CCK & auto detect %d | %d\n",
  814. counter++, error);
  815. error |= ((rxon->flags & (RXON_FLG_AUTO_DETECT_MSK |
  816. RXON_FLG_TGG_PROTECT_MSK)) == RXON_FLG_TGG_PROTECT_MSK);
  817. if (error)
  818. IWL_WARNING("check TGG and auto detect %d | %d\n",
  819. counter++, error);
  820. if (error)
  821. IWL_WARNING("Tuning to channel %d\n",
  822. le16_to_cpu(rxon->channel));
  823. if (error) {
  824. IWL_ERROR("Not a valid iwl4965_rxon_assoc_cmd field values\n");
  825. return -1;
  826. }
  827. return 0;
  828. }
  829. /**
  830. * iwl4965_full_rxon_required - check if full RXON (vs RXON_ASSOC) cmd is needed
  831. * @priv: staging_rxon is compared to active_rxon
  832. *
  833. * If the RXON structure is changing enough to require a new tune,
  834. * or is clearing the RXON_FILTER_ASSOC_MSK, then return 1 to indicate that
  835. * a new tune (full RXON command, rather than RXON_ASSOC cmd) is required.
  836. */
  837. static int iwl4965_full_rxon_required(struct iwl_priv *priv)
  838. {
  839. /* These items are only settable from the full RXON command */
  840. if (!(priv->active_rxon.filter_flags & RXON_FILTER_ASSOC_MSK) ||
  841. compare_ether_addr(priv->staging_rxon.bssid_addr,
  842. priv->active_rxon.bssid_addr) ||
  843. compare_ether_addr(priv->staging_rxon.node_addr,
  844. priv->active_rxon.node_addr) ||
  845. compare_ether_addr(priv->staging_rxon.wlap_bssid_addr,
  846. priv->active_rxon.wlap_bssid_addr) ||
  847. (priv->staging_rxon.dev_type != priv->active_rxon.dev_type) ||
  848. (priv->staging_rxon.channel != priv->active_rxon.channel) ||
  849. (priv->staging_rxon.air_propagation !=
  850. priv->active_rxon.air_propagation) ||
  851. (priv->staging_rxon.ofdm_ht_single_stream_basic_rates !=
  852. priv->active_rxon.ofdm_ht_single_stream_basic_rates) ||
  853. (priv->staging_rxon.ofdm_ht_dual_stream_basic_rates !=
  854. priv->active_rxon.ofdm_ht_dual_stream_basic_rates) ||
  855. (priv->staging_rxon.rx_chain != priv->active_rxon.rx_chain) ||
  856. (priv->staging_rxon.assoc_id != priv->active_rxon.assoc_id))
  857. return 1;
  858. /* flags, filter_flags, ofdm_basic_rates, and cck_basic_rates can
  859. * be updated with the RXON_ASSOC command -- however only some
  860. * flag transitions are allowed using RXON_ASSOC */
  861. /* Check if we are not switching bands */
  862. if ((priv->staging_rxon.flags & RXON_FLG_BAND_24G_MSK) !=
  863. (priv->active_rxon.flags & RXON_FLG_BAND_24G_MSK))
  864. return 1;
  865. /* Check if we are switching association toggle */
  866. if ((priv->staging_rxon.filter_flags & RXON_FILTER_ASSOC_MSK) !=
  867. (priv->active_rxon.filter_flags & RXON_FILTER_ASSOC_MSK))
  868. return 1;
  869. return 0;
  870. }
  871. static int iwl4965_send_rxon_assoc(struct iwl_priv *priv)
  872. {
  873. int rc = 0;
  874. struct iwl4965_rx_packet *res = NULL;
  875. struct iwl4965_rxon_assoc_cmd rxon_assoc;
  876. struct iwl4965_host_cmd cmd = {
  877. .id = REPLY_RXON_ASSOC,
  878. .len = sizeof(rxon_assoc),
  879. .meta.flags = CMD_WANT_SKB,
  880. .data = &rxon_assoc,
  881. };
  882. const struct iwl4965_rxon_cmd *rxon1 = &priv->staging_rxon;
  883. const struct iwl4965_rxon_cmd *rxon2 = &priv->active_rxon;
  884. if ((rxon1->flags == rxon2->flags) &&
  885. (rxon1->filter_flags == rxon2->filter_flags) &&
  886. (rxon1->cck_basic_rates == rxon2->cck_basic_rates) &&
  887. (rxon1->ofdm_ht_single_stream_basic_rates ==
  888. rxon2->ofdm_ht_single_stream_basic_rates) &&
  889. (rxon1->ofdm_ht_dual_stream_basic_rates ==
  890. rxon2->ofdm_ht_dual_stream_basic_rates) &&
  891. (rxon1->rx_chain == rxon2->rx_chain) &&
  892. (rxon1->ofdm_basic_rates == rxon2->ofdm_basic_rates)) {
  893. IWL_DEBUG_INFO("Using current RXON_ASSOC. Not resending.\n");
  894. return 0;
  895. }
  896. rxon_assoc.flags = priv->staging_rxon.flags;
  897. rxon_assoc.filter_flags = priv->staging_rxon.filter_flags;
  898. rxon_assoc.ofdm_basic_rates = priv->staging_rxon.ofdm_basic_rates;
  899. rxon_assoc.cck_basic_rates = priv->staging_rxon.cck_basic_rates;
  900. rxon_assoc.reserved = 0;
  901. rxon_assoc.ofdm_ht_single_stream_basic_rates =
  902. priv->staging_rxon.ofdm_ht_single_stream_basic_rates;
  903. rxon_assoc.ofdm_ht_dual_stream_basic_rates =
  904. priv->staging_rxon.ofdm_ht_dual_stream_basic_rates;
  905. rxon_assoc.rx_chain_select_flags = priv->staging_rxon.rx_chain;
  906. rc = iwl4965_send_cmd_sync(priv, &cmd);
  907. if (rc)
  908. return rc;
  909. res = (struct iwl4965_rx_packet *)cmd.meta.u.skb->data;
  910. if (res->hdr.flags & IWL_CMD_FAILED_MSK) {
  911. IWL_ERROR("Bad return from REPLY_RXON_ASSOC command\n");
  912. rc = -EIO;
  913. }
  914. priv->alloc_rxb_skb--;
  915. dev_kfree_skb_any(cmd.meta.u.skb);
  916. return rc;
  917. }
  918. /**
  919. * iwl4965_commit_rxon - commit staging_rxon to hardware
  920. *
  921. * The RXON command in staging_rxon is committed to the hardware and
  922. * the active_rxon structure is updated with the new data. This
  923. * function correctly transitions out of the RXON_ASSOC_MSK state if
  924. * a HW tune is required based on the RXON structure changes.
  925. */
  926. static int iwl4965_commit_rxon(struct iwl_priv *priv)
  927. {
  928. /* cast away the const for active_rxon in this function */
  929. struct iwl4965_rxon_cmd *active_rxon = (void *)&priv->active_rxon;
  930. DECLARE_MAC_BUF(mac);
  931. int rc = 0;
  932. if (!iwl4965_is_alive(priv))
  933. return -1;
  934. /* always get timestamp with Rx frame */
  935. priv->staging_rxon.flags |= RXON_FLG_TSF2HOST_MSK;
  936. rc = iwl4965_check_rxon_cmd(&priv->staging_rxon);
  937. if (rc) {
  938. IWL_ERROR("Invalid RXON configuration. Not committing.\n");
  939. return -EINVAL;
  940. }
  941. /* If we don't need to send a full RXON, we can use
  942. * iwl4965_rxon_assoc_cmd which is used to reconfigure filter
  943. * and other flags for the current radio configuration. */
  944. if (!iwl4965_full_rxon_required(priv)) {
  945. rc = iwl4965_send_rxon_assoc(priv);
  946. if (rc) {
  947. IWL_ERROR("Error setting RXON_ASSOC "
  948. "configuration (%d).\n", rc);
  949. return rc;
  950. }
  951. memcpy(active_rxon, &priv->staging_rxon, sizeof(*active_rxon));
  952. return 0;
  953. }
  954. /* station table will be cleared */
  955. priv->assoc_station_added = 0;
  956. #ifdef CONFIG_IWL4965_SENSITIVITY
  957. priv->sensitivity_data.state = IWL_SENS_CALIB_NEED_REINIT;
  958. if (!priv->error_recovering)
  959. priv->start_calib = 0;
  960. iwl4965_init_sensitivity(priv, CMD_ASYNC, 1);
  961. #endif /* CONFIG_IWL4965_SENSITIVITY */
  962. /* If we are currently associated and the new config requires
  963. * an RXON_ASSOC and the new config wants the associated mask enabled,
  964. * we must clear the associated from the active configuration
  965. * before we apply the new config */
  966. if (iwl4965_is_associated(priv) &&
  967. (priv->staging_rxon.filter_flags & RXON_FILTER_ASSOC_MSK)) {
  968. IWL_DEBUG_INFO("Toggling associated bit on current RXON\n");
  969. active_rxon->filter_flags &= ~RXON_FILTER_ASSOC_MSK;
  970. rc = iwl4965_send_cmd_pdu(priv, REPLY_RXON,
  971. sizeof(struct iwl4965_rxon_cmd),
  972. &priv->active_rxon);
  973. /* If the mask clearing failed then we set
  974. * active_rxon back to what it was previously */
  975. if (rc) {
  976. active_rxon->filter_flags |= RXON_FILTER_ASSOC_MSK;
  977. IWL_ERROR("Error clearing ASSOC_MSK on current "
  978. "configuration (%d).\n", rc);
  979. return rc;
  980. }
  981. }
  982. IWL_DEBUG_INFO("Sending RXON\n"
  983. "* with%s RXON_FILTER_ASSOC_MSK\n"
  984. "* channel = %d\n"
  985. "* bssid = %s\n",
  986. ((priv->staging_rxon.filter_flags &
  987. RXON_FILTER_ASSOC_MSK) ? "" : "out"),
  988. le16_to_cpu(priv->staging_rxon.channel),
  989. print_mac(mac, priv->staging_rxon.bssid_addr));
  990. /* Apply the new configuration */
  991. rc = iwl4965_send_cmd_pdu(priv, REPLY_RXON,
  992. sizeof(struct iwl4965_rxon_cmd), &priv->staging_rxon);
  993. if (rc) {
  994. IWL_ERROR("Error setting new configuration (%d).\n", rc);
  995. return rc;
  996. }
  997. iwl4965_clear_stations_table(priv);
  998. #ifdef CONFIG_IWL4965_SENSITIVITY
  999. if (!priv->error_recovering)
  1000. priv->start_calib = 0;
  1001. priv->sensitivity_data.state = IWL_SENS_CALIB_NEED_REINIT;
  1002. iwl4965_init_sensitivity(priv, CMD_ASYNC, 1);
  1003. #endif /* CONFIG_IWL4965_SENSITIVITY */
  1004. memcpy(active_rxon, &priv->staging_rxon, sizeof(*active_rxon));
  1005. /* If we issue a new RXON command which required a tune then we must
  1006. * send a new TXPOWER command or we won't be able to Tx any frames */
  1007. rc = iwl4965_hw_reg_send_txpower(priv);
  1008. if (rc) {
  1009. IWL_ERROR("Error setting Tx power (%d).\n", rc);
  1010. return rc;
  1011. }
  1012. /* Add the broadcast address so we can send broadcast frames */
  1013. if (iwl4965_rxon_add_station(priv, iwl4965_broadcast_addr, 0) ==
  1014. IWL_INVALID_STATION) {
  1015. IWL_ERROR("Error adding BROADCAST address for transmit.\n");
  1016. return -EIO;
  1017. }
  1018. /* If we have set the ASSOC_MSK and we are in BSS mode then
  1019. * add the IWL_AP_ID to the station rate table */
  1020. if (iwl4965_is_associated(priv) &&
  1021. (priv->iw_mode == IEEE80211_IF_TYPE_STA)) {
  1022. if (iwl4965_rxon_add_station(priv, priv->active_rxon.bssid_addr, 1)
  1023. == IWL_INVALID_STATION) {
  1024. IWL_ERROR("Error adding AP address for transmit.\n");
  1025. return -EIO;
  1026. }
  1027. priv->assoc_station_added = 1;
  1028. }
  1029. return 0;
  1030. }
  1031. static int iwl4965_send_bt_config(struct iwl_priv *priv)
  1032. {
  1033. struct iwl4965_bt_cmd bt_cmd = {
  1034. .flags = 3,
  1035. .lead_time = 0xAA,
  1036. .max_kill = 1,
  1037. .kill_ack_mask = 0,
  1038. .kill_cts_mask = 0,
  1039. };
  1040. return iwl4965_send_cmd_pdu(priv, REPLY_BT_CONFIG,
  1041. sizeof(struct iwl4965_bt_cmd), &bt_cmd);
  1042. }
  1043. static int iwl4965_send_scan_abort(struct iwl_priv *priv)
  1044. {
  1045. int rc = 0;
  1046. struct iwl4965_rx_packet *res;
  1047. struct iwl4965_host_cmd cmd = {
  1048. .id = REPLY_SCAN_ABORT_CMD,
  1049. .meta.flags = CMD_WANT_SKB,
  1050. };
  1051. /* If there isn't a scan actively going on in the hardware
  1052. * then we are in between scan bands and not actually
  1053. * actively scanning, so don't send the abort command */
  1054. if (!test_bit(STATUS_SCAN_HW, &priv->status)) {
  1055. clear_bit(STATUS_SCAN_ABORTING, &priv->status);
  1056. return 0;
  1057. }
  1058. rc = iwl4965_send_cmd_sync(priv, &cmd);
  1059. if (rc) {
  1060. clear_bit(STATUS_SCAN_ABORTING, &priv->status);
  1061. return rc;
  1062. }
  1063. res = (struct iwl4965_rx_packet *)cmd.meta.u.skb->data;
  1064. if (res->u.status != CAN_ABORT_STATUS) {
  1065. /* The scan abort will return 1 for success or
  1066. * 2 for "failure". A failure condition can be
  1067. * due to simply not being in an active scan which
  1068. * can occur if we send the scan abort before we
  1069. * the microcode has notified us that a scan is
  1070. * completed. */
  1071. IWL_DEBUG_INFO("SCAN_ABORT returned %d.\n", res->u.status);
  1072. clear_bit(STATUS_SCAN_ABORTING, &priv->status);
  1073. clear_bit(STATUS_SCAN_HW, &priv->status);
  1074. }
  1075. dev_kfree_skb_any(cmd.meta.u.skb);
  1076. return rc;
  1077. }
  1078. static int iwl4965_card_state_sync_callback(struct iwl_priv *priv,
  1079. struct iwl4965_cmd *cmd,
  1080. struct sk_buff *skb)
  1081. {
  1082. return 1;
  1083. }
  1084. /*
  1085. * CARD_STATE_CMD
  1086. *
  1087. * Use: Sets the device's internal card state to enable, disable, or halt
  1088. *
  1089. * When in the 'enable' state the card operates as normal.
  1090. * When in the 'disable' state, the card enters into a low power mode.
  1091. * When in the 'halt' state, the card is shut down and must be fully
  1092. * restarted to come back on.
  1093. */
  1094. static int iwl4965_send_card_state(struct iwl_priv *priv, u32 flags, u8 meta_flag)
  1095. {
  1096. struct iwl4965_host_cmd cmd = {
  1097. .id = REPLY_CARD_STATE_CMD,
  1098. .len = sizeof(u32),
  1099. .data = &flags,
  1100. .meta.flags = meta_flag,
  1101. };
  1102. if (meta_flag & CMD_ASYNC)
  1103. cmd.meta.u.callback = iwl4965_card_state_sync_callback;
  1104. return iwl4965_send_cmd(priv, &cmd);
  1105. }
  1106. static int iwl4965_add_sta_sync_callback(struct iwl_priv *priv,
  1107. struct iwl4965_cmd *cmd, struct sk_buff *skb)
  1108. {
  1109. struct iwl4965_rx_packet *res = NULL;
  1110. if (!skb) {
  1111. IWL_ERROR("Error: Response NULL in REPLY_ADD_STA.\n");
  1112. return 1;
  1113. }
  1114. res = (struct iwl4965_rx_packet *)skb->data;
  1115. if (res->hdr.flags & IWL_CMD_FAILED_MSK) {
  1116. IWL_ERROR("Bad return from REPLY_ADD_STA (0x%08X)\n",
  1117. res->hdr.flags);
  1118. return 1;
  1119. }
  1120. switch (res->u.add_sta.status) {
  1121. case ADD_STA_SUCCESS_MSK:
  1122. break;
  1123. default:
  1124. break;
  1125. }
  1126. /* We didn't cache the SKB; let the caller free it */
  1127. return 1;
  1128. }
  1129. int iwl4965_send_add_station(struct iwl_priv *priv,
  1130. struct iwl4965_addsta_cmd *sta, u8 flags)
  1131. {
  1132. struct iwl4965_rx_packet *res = NULL;
  1133. int rc = 0;
  1134. struct iwl4965_host_cmd cmd = {
  1135. .id = REPLY_ADD_STA,
  1136. .len = sizeof(struct iwl4965_addsta_cmd),
  1137. .meta.flags = flags,
  1138. .data = sta,
  1139. };
  1140. if (flags & CMD_ASYNC)
  1141. cmd.meta.u.callback = iwl4965_add_sta_sync_callback;
  1142. else
  1143. cmd.meta.flags |= CMD_WANT_SKB;
  1144. rc = iwl4965_send_cmd(priv, &cmd);
  1145. if (rc || (flags & CMD_ASYNC))
  1146. return rc;
  1147. res = (struct iwl4965_rx_packet *)cmd.meta.u.skb->data;
  1148. if (res->hdr.flags & IWL_CMD_FAILED_MSK) {
  1149. IWL_ERROR("Bad return from REPLY_ADD_STA (0x%08X)\n",
  1150. res->hdr.flags);
  1151. rc = -EIO;
  1152. }
  1153. if (rc == 0) {
  1154. switch (res->u.add_sta.status) {
  1155. case ADD_STA_SUCCESS_MSK:
  1156. IWL_DEBUG_INFO("REPLY_ADD_STA PASSED\n");
  1157. break;
  1158. default:
  1159. rc = -EIO;
  1160. IWL_WARNING("REPLY_ADD_STA failed\n");
  1161. break;
  1162. }
  1163. }
  1164. priv->alloc_rxb_skb--;
  1165. dev_kfree_skb_any(cmd.meta.u.skb);
  1166. return rc;
  1167. }
  1168. static int iwl4965_update_sta_key_info(struct iwl_priv *priv,
  1169. struct ieee80211_key_conf *keyconf,
  1170. u8 sta_id)
  1171. {
  1172. unsigned long flags;
  1173. __le16 key_flags = 0;
  1174. switch (keyconf->alg) {
  1175. case ALG_CCMP:
  1176. key_flags |= STA_KEY_FLG_CCMP;
  1177. key_flags |= cpu_to_le16(
  1178. keyconf->keyidx << STA_KEY_FLG_KEYID_POS);
  1179. key_flags &= ~STA_KEY_FLG_INVALID;
  1180. break;
  1181. case ALG_TKIP:
  1182. case ALG_WEP:
  1183. default:
  1184. return -EINVAL;
  1185. }
  1186. spin_lock_irqsave(&priv->sta_lock, flags);
  1187. priv->stations[sta_id].keyinfo.alg = keyconf->alg;
  1188. priv->stations[sta_id].keyinfo.keylen = keyconf->keylen;
  1189. memcpy(priv->stations[sta_id].keyinfo.key, keyconf->key,
  1190. keyconf->keylen);
  1191. memcpy(priv->stations[sta_id].sta.key.key, keyconf->key,
  1192. keyconf->keylen);
  1193. priv->stations[sta_id].sta.key.key_flags = key_flags;
  1194. priv->stations[sta_id].sta.sta.modify_mask = STA_MODIFY_KEY_MASK;
  1195. priv->stations[sta_id].sta.mode = STA_CONTROL_MODIFY_MSK;
  1196. spin_unlock_irqrestore(&priv->sta_lock, flags);
  1197. IWL_DEBUG_INFO("hwcrypto: modify ucode station key info\n");
  1198. iwl4965_send_add_station(priv, &priv->stations[sta_id].sta, 0);
  1199. return 0;
  1200. }
  1201. static int iwl4965_clear_sta_key_info(struct iwl_priv *priv, u8 sta_id)
  1202. {
  1203. unsigned long flags;
  1204. spin_lock_irqsave(&priv->sta_lock, flags);
  1205. memset(&priv->stations[sta_id].keyinfo, 0, sizeof(struct iwl4965_hw_key));
  1206. memset(&priv->stations[sta_id].sta.key, 0, sizeof(struct iwl4965_keyinfo));
  1207. priv->stations[sta_id].sta.key.key_flags = STA_KEY_FLG_NO_ENC;
  1208. priv->stations[sta_id].sta.sta.modify_mask = STA_MODIFY_KEY_MASK;
  1209. priv->stations[sta_id].sta.mode = STA_CONTROL_MODIFY_MSK;
  1210. spin_unlock_irqrestore(&priv->sta_lock, flags);
  1211. IWL_DEBUG_INFO("hwcrypto: clear ucode station key info\n");
  1212. iwl4965_send_add_station(priv, &priv->stations[sta_id].sta, 0);
  1213. return 0;
  1214. }
  1215. static void iwl4965_clear_free_frames(struct iwl_priv *priv)
  1216. {
  1217. struct list_head *element;
  1218. IWL_DEBUG_INFO("%d frames on pre-allocated heap on clear.\n",
  1219. priv->frames_count);
  1220. while (!list_empty(&priv->free_frames)) {
  1221. element = priv->free_frames.next;
  1222. list_del(element);
  1223. kfree(list_entry(element, struct iwl4965_frame, list));
  1224. priv->frames_count--;
  1225. }
  1226. if (priv->frames_count) {
  1227. IWL_WARNING("%d frames still in use. Did we lose one?\n",
  1228. priv->frames_count);
  1229. priv->frames_count = 0;
  1230. }
  1231. }
  1232. static struct iwl4965_frame *iwl4965_get_free_frame(struct iwl_priv *priv)
  1233. {
  1234. struct iwl4965_frame *frame;
  1235. struct list_head *element;
  1236. if (list_empty(&priv->free_frames)) {
  1237. frame = kzalloc(sizeof(*frame), GFP_KERNEL);
  1238. if (!frame) {
  1239. IWL_ERROR("Could not allocate frame!\n");
  1240. return NULL;
  1241. }
  1242. priv->frames_count++;
  1243. return frame;
  1244. }
  1245. element = priv->free_frames.next;
  1246. list_del(element);
  1247. return list_entry(element, struct iwl4965_frame, list);
  1248. }
  1249. static void iwl4965_free_frame(struct iwl_priv *priv, struct iwl4965_frame *frame)
  1250. {
  1251. memset(frame, 0, sizeof(*frame));
  1252. list_add(&frame->list, &priv->free_frames);
  1253. }
  1254. unsigned int iwl4965_fill_beacon_frame(struct iwl_priv *priv,
  1255. struct ieee80211_hdr *hdr,
  1256. const u8 *dest, int left)
  1257. {
  1258. if (!iwl4965_is_associated(priv) || !priv->ibss_beacon ||
  1259. ((priv->iw_mode != IEEE80211_IF_TYPE_IBSS) &&
  1260. (priv->iw_mode != IEEE80211_IF_TYPE_AP)))
  1261. return 0;
  1262. if (priv->ibss_beacon->len > left)
  1263. return 0;
  1264. memcpy(hdr, priv->ibss_beacon->data, priv->ibss_beacon->len);
  1265. return priv->ibss_beacon->len;
  1266. }
  1267. static u8 iwl4965_rate_get_lowest_plcp(int rate_mask)
  1268. {
  1269. u8 i;
  1270. for (i = IWL_RATE_1M_INDEX; i != IWL_RATE_INVALID;
  1271. i = iwl4965_rates[i].next_ieee) {
  1272. if (rate_mask & (1 << i))
  1273. return iwl4965_rates[i].plcp;
  1274. }
  1275. return IWL_RATE_INVALID;
  1276. }
  1277. static int iwl4965_send_beacon_cmd(struct iwl_priv *priv)
  1278. {
  1279. struct iwl4965_frame *frame;
  1280. unsigned int frame_size;
  1281. int rc;
  1282. u8 rate;
  1283. frame = iwl4965_get_free_frame(priv);
  1284. if (!frame) {
  1285. IWL_ERROR("Could not obtain free frame buffer for beacon "
  1286. "command.\n");
  1287. return -ENOMEM;
  1288. }
  1289. if (!(priv->staging_rxon.flags & RXON_FLG_BAND_24G_MSK)) {
  1290. rate = iwl4965_rate_get_lowest_plcp(priv->active_rate_basic &
  1291. 0xFF0);
  1292. if (rate == IWL_INVALID_RATE)
  1293. rate = IWL_RATE_6M_PLCP;
  1294. } else {
  1295. rate = iwl4965_rate_get_lowest_plcp(priv->active_rate_basic & 0xF);
  1296. if (rate == IWL_INVALID_RATE)
  1297. rate = IWL_RATE_1M_PLCP;
  1298. }
  1299. frame_size = iwl4965_hw_get_beacon_cmd(priv, frame, rate);
  1300. rc = iwl4965_send_cmd_pdu(priv, REPLY_TX_BEACON, frame_size,
  1301. &frame->u.cmd[0]);
  1302. iwl4965_free_frame(priv, frame);
  1303. return rc;
  1304. }
  1305. /******************************************************************************
  1306. *
  1307. * Misc. internal state and helper functions
  1308. *
  1309. ******************************************************************************/
  1310. static void iwl4965_unset_hw_setting(struct iwl_priv *priv)
  1311. {
  1312. if (priv->hw_setting.shared_virt)
  1313. pci_free_consistent(priv->pci_dev,
  1314. sizeof(struct iwl4965_shared),
  1315. priv->hw_setting.shared_virt,
  1316. priv->hw_setting.shared_phys);
  1317. }
  1318. /**
  1319. * iwl4965_supported_rate_to_ie - fill in the supported rate in IE field
  1320. *
  1321. * return : set the bit for each supported rate insert in ie
  1322. */
  1323. static u16 iwl4965_supported_rate_to_ie(u8 *ie, u16 supported_rate,
  1324. u16 basic_rate, int *left)
  1325. {
  1326. u16 ret_rates = 0, bit;
  1327. int i;
  1328. u8 *cnt = ie;
  1329. u8 *rates = ie + 1;
  1330. for (bit = 1, i = 0; i < IWL_RATE_COUNT; i++, bit <<= 1) {
  1331. if (bit & supported_rate) {
  1332. ret_rates |= bit;
  1333. rates[*cnt] = iwl4965_rates[i].ieee |
  1334. ((bit & basic_rate) ? 0x80 : 0x00);
  1335. (*cnt)++;
  1336. (*left)--;
  1337. if ((*left <= 0) ||
  1338. (*cnt >= IWL_SUPPORTED_RATES_IE_LEN))
  1339. break;
  1340. }
  1341. }
  1342. return ret_rates;
  1343. }
  1344. /**
  1345. * iwl4965_fill_probe_req - fill in all required fields and IE for probe request
  1346. */
  1347. static u16 iwl4965_fill_probe_req(struct iwl_priv *priv,
  1348. enum ieee80211_band band,
  1349. struct ieee80211_mgmt *frame,
  1350. int left, int is_direct)
  1351. {
  1352. int len = 0;
  1353. u8 *pos = NULL;
  1354. u16 active_rates, ret_rates, cck_rates, active_rate_basic;
  1355. #ifdef CONFIG_IWL4965_HT
  1356. const struct ieee80211_supported_band *sband =
  1357. iwl4965_get_hw_mode(priv, band);
  1358. #endif /* CONFIG_IWL4965_HT */
  1359. /* Make sure there is enough space for the probe request,
  1360. * two mandatory IEs and the data */
  1361. left -= 24;
  1362. if (left < 0)
  1363. return 0;
  1364. len += 24;
  1365. frame->frame_control = cpu_to_le16(IEEE80211_STYPE_PROBE_REQ);
  1366. memcpy(frame->da, iwl4965_broadcast_addr, ETH_ALEN);
  1367. memcpy(frame->sa, priv->mac_addr, ETH_ALEN);
  1368. memcpy(frame->bssid, iwl4965_broadcast_addr, ETH_ALEN);
  1369. frame->seq_ctrl = 0;
  1370. /* fill in our indirect SSID IE */
  1371. /* ...next IE... */
  1372. left -= 2;
  1373. if (left < 0)
  1374. return 0;
  1375. len += 2;
  1376. pos = &(frame->u.probe_req.variable[0]);
  1377. *pos++ = WLAN_EID_SSID;
  1378. *pos++ = 0;
  1379. /* fill in our direct SSID IE... */
  1380. if (is_direct) {
  1381. /* ...next IE... */
  1382. left -= 2 + priv->essid_len;
  1383. if (left < 0)
  1384. return 0;
  1385. /* ... fill it in... */
  1386. *pos++ = WLAN_EID_SSID;
  1387. *pos++ = priv->essid_len;
  1388. memcpy(pos, priv->essid, priv->essid_len);
  1389. pos += priv->essid_len;
  1390. len += 2 + priv->essid_len;
  1391. }
  1392. /* fill in supported rate */
  1393. /* ...next IE... */
  1394. left -= 2;
  1395. if (left < 0)
  1396. return 0;
  1397. /* ... fill it in... */
  1398. *pos++ = WLAN_EID_SUPP_RATES;
  1399. *pos = 0;
  1400. /* exclude 60M rate */
  1401. active_rates = priv->rates_mask;
  1402. active_rates &= ~IWL_RATE_60M_MASK;
  1403. active_rate_basic = active_rates & IWL_BASIC_RATES_MASK;
  1404. cck_rates = IWL_CCK_RATES_MASK & active_rates;
  1405. ret_rates = iwl4965_supported_rate_to_ie(pos, cck_rates,
  1406. active_rate_basic, &left);
  1407. active_rates &= ~ret_rates;
  1408. ret_rates = iwl4965_supported_rate_to_ie(pos, active_rates,
  1409. active_rate_basic, &left);
  1410. active_rates &= ~ret_rates;
  1411. len += 2 + *pos;
  1412. pos += (*pos) + 1;
  1413. if (active_rates == 0)
  1414. goto fill_end;
  1415. /* fill in supported extended rate */
  1416. /* ...next IE... */
  1417. left -= 2;
  1418. if (left < 0)
  1419. return 0;
  1420. /* ... fill it in... */
  1421. *pos++ = WLAN_EID_EXT_SUPP_RATES;
  1422. *pos = 0;
  1423. iwl4965_supported_rate_to_ie(pos, active_rates,
  1424. active_rate_basic, &left);
  1425. if (*pos > 0)
  1426. len += 2 + *pos;
  1427. #ifdef CONFIG_IWL4965_HT
  1428. if (sband && sband->ht_info.ht_supported) {
  1429. struct ieee80211_ht_cap *ht_cap;
  1430. pos += (*pos) + 1;
  1431. *pos++ = WLAN_EID_HT_CAPABILITY;
  1432. *pos++ = sizeof(struct ieee80211_ht_cap);
  1433. ht_cap = (struct ieee80211_ht_cap *)pos;
  1434. ht_cap->cap_info = cpu_to_le16(sband->ht_info.cap);
  1435. memcpy(ht_cap->supp_mcs_set, sband->ht_info.supp_mcs_set, 16);
  1436. ht_cap->ampdu_params_info =(sband->ht_info.ampdu_factor &
  1437. IEEE80211_HT_CAP_AMPDU_FACTOR) |
  1438. ((sband->ht_info.ampdu_density << 2) &
  1439. IEEE80211_HT_CAP_AMPDU_DENSITY);
  1440. len += 2 + sizeof(struct ieee80211_ht_cap);
  1441. }
  1442. #endif /*CONFIG_IWL4965_HT */
  1443. fill_end:
  1444. return (u16)len;
  1445. }
  1446. /*
  1447. * QoS support
  1448. */
  1449. static int iwl4965_send_qos_params_command(struct iwl_priv *priv,
  1450. struct iwl4965_qosparam_cmd *qos)
  1451. {
  1452. return iwl4965_send_cmd_pdu(priv, REPLY_QOS_PARAM,
  1453. sizeof(struct iwl4965_qosparam_cmd), qos);
  1454. }
  1455. static void iwl4965_reset_qos(struct iwl_priv *priv)
  1456. {
  1457. u16 cw_min = 15;
  1458. u16 cw_max = 1023;
  1459. u8 aifs = 2;
  1460. u8 is_legacy = 0;
  1461. unsigned long flags;
  1462. int i;
  1463. spin_lock_irqsave(&priv->lock, flags);
  1464. priv->qos_data.qos_active = 0;
  1465. if (priv->iw_mode == IEEE80211_IF_TYPE_IBSS) {
  1466. if (priv->qos_data.qos_enable)
  1467. priv->qos_data.qos_active = 1;
  1468. if (!(priv->active_rate & 0xfff0)) {
  1469. cw_min = 31;
  1470. is_legacy = 1;
  1471. }
  1472. } else if (priv->iw_mode == IEEE80211_IF_TYPE_AP) {
  1473. if (priv->qos_data.qos_enable)
  1474. priv->qos_data.qos_active = 1;
  1475. } else if (!(priv->staging_rxon.flags & RXON_FLG_SHORT_SLOT_MSK)) {
  1476. cw_min = 31;
  1477. is_legacy = 1;
  1478. }
  1479. if (priv->qos_data.qos_active)
  1480. aifs = 3;
  1481. priv->qos_data.def_qos_parm.ac[0].cw_min = cpu_to_le16(cw_min);
  1482. priv->qos_data.def_qos_parm.ac[0].cw_max = cpu_to_le16(cw_max);
  1483. priv->qos_data.def_qos_parm.ac[0].aifsn = aifs;
  1484. priv->qos_data.def_qos_parm.ac[0].edca_txop = 0;
  1485. priv->qos_data.def_qos_parm.ac[0].reserved1 = 0;
  1486. if (priv->qos_data.qos_active) {
  1487. i = 1;
  1488. priv->qos_data.def_qos_parm.ac[i].cw_min = cpu_to_le16(cw_min);
  1489. priv->qos_data.def_qos_parm.ac[i].cw_max = cpu_to_le16(cw_max);
  1490. priv->qos_data.def_qos_parm.ac[i].aifsn = 7;
  1491. priv->qos_data.def_qos_parm.ac[i].edca_txop = 0;
  1492. priv->qos_data.def_qos_parm.ac[i].reserved1 = 0;
  1493. i = 2;
  1494. priv->qos_data.def_qos_parm.ac[i].cw_min =
  1495. cpu_to_le16((cw_min + 1) / 2 - 1);
  1496. priv->qos_data.def_qos_parm.ac[i].cw_max =
  1497. cpu_to_le16(cw_max);
  1498. priv->qos_data.def_qos_parm.ac[i].aifsn = 2;
  1499. if (is_legacy)
  1500. priv->qos_data.def_qos_parm.ac[i].edca_txop =
  1501. cpu_to_le16(6016);
  1502. else
  1503. priv->qos_data.def_qos_parm.ac[i].edca_txop =
  1504. cpu_to_le16(3008);
  1505. priv->qos_data.def_qos_parm.ac[i].reserved1 = 0;
  1506. i = 3;
  1507. priv->qos_data.def_qos_parm.ac[i].cw_min =
  1508. cpu_to_le16((cw_min + 1) / 4 - 1);
  1509. priv->qos_data.def_qos_parm.ac[i].cw_max =
  1510. cpu_to_le16((cw_max + 1) / 2 - 1);
  1511. priv->qos_data.def_qos_parm.ac[i].aifsn = 2;
  1512. priv->qos_data.def_qos_parm.ac[i].reserved1 = 0;
  1513. if (is_legacy)
  1514. priv->qos_data.def_qos_parm.ac[i].edca_txop =
  1515. cpu_to_le16(3264);
  1516. else
  1517. priv->qos_data.def_qos_parm.ac[i].edca_txop =
  1518. cpu_to_le16(1504);
  1519. } else {
  1520. for (i = 1; i < 4; i++) {
  1521. priv->qos_data.def_qos_parm.ac[i].cw_min =
  1522. cpu_to_le16(cw_min);
  1523. priv->qos_data.def_qos_parm.ac[i].cw_max =
  1524. cpu_to_le16(cw_max);
  1525. priv->qos_data.def_qos_parm.ac[i].aifsn = aifs;
  1526. priv->qos_data.def_qos_parm.ac[i].edca_txop = 0;
  1527. priv->qos_data.def_qos_parm.ac[i].reserved1 = 0;
  1528. }
  1529. }
  1530. IWL_DEBUG_QOS("set QoS to default \n");
  1531. spin_unlock_irqrestore(&priv->lock, flags);
  1532. }
  1533. static void iwl4965_activate_qos(struct iwl_priv *priv, u8 force)
  1534. {
  1535. unsigned long flags;
  1536. if (test_bit(STATUS_EXIT_PENDING, &priv->status))
  1537. return;
  1538. if (!priv->qos_data.qos_enable)
  1539. return;
  1540. spin_lock_irqsave(&priv->lock, flags);
  1541. priv->qos_data.def_qos_parm.qos_flags = 0;
  1542. if (priv->qos_data.qos_cap.q_AP.queue_request &&
  1543. !priv->qos_data.qos_cap.q_AP.txop_request)
  1544. priv->qos_data.def_qos_parm.qos_flags |=
  1545. QOS_PARAM_FLG_TXOP_TYPE_MSK;
  1546. if (priv->qos_data.qos_active)
  1547. priv->qos_data.def_qos_parm.qos_flags |=
  1548. QOS_PARAM_FLG_UPDATE_EDCA_MSK;
  1549. #ifdef CONFIG_IWL4965_HT
  1550. if (priv->current_ht_config.is_ht)
  1551. priv->qos_data.def_qos_parm.qos_flags |= QOS_PARAM_FLG_TGN_MSK;
  1552. #endif /* CONFIG_IWL4965_HT */
  1553. spin_unlock_irqrestore(&priv->lock, flags);
  1554. if (force || iwl4965_is_associated(priv)) {
  1555. IWL_DEBUG_QOS("send QoS cmd with Qos active=%d FLAGS=0x%X\n",
  1556. priv->qos_data.qos_active,
  1557. priv->qos_data.def_qos_parm.qos_flags);
  1558. iwl4965_send_qos_params_command(priv,
  1559. &(priv->qos_data.def_qos_parm));
  1560. }
  1561. }
  1562. /*
  1563. * Power management (not Tx power!) functions
  1564. */
  1565. #define MSEC_TO_USEC 1024
  1566. #define NOSLP __constant_cpu_to_le16(0), 0, 0
  1567. #define SLP IWL_POWER_DRIVER_ALLOW_SLEEP_MSK, 0, 0
  1568. #define SLP_TIMEOUT(T) __constant_cpu_to_le32((T) * MSEC_TO_USEC)
  1569. #define SLP_VEC(X0, X1, X2, X3, X4) {__constant_cpu_to_le32(X0), \
  1570. __constant_cpu_to_le32(X1), \
  1571. __constant_cpu_to_le32(X2), \
  1572. __constant_cpu_to_le32(X3), \
  1573. __constant_cpu_to_le32(X4)}
  1574. /* default power management (not Tx power) table values */
  1575. /* for tim 0-10 */
  1576. static struct iwl4965_power_vec_entry range_0[IWL_POWER_AC] = {
  1577. {{NOSLP, SLP_TIMEOUT(0), SLP_TIMEOUT(0), SLP_VEC(0, 0, 0, 0, 0)}, 0},
  1578. {{SLP, SLP_TIMEOUT(200), SLP_TIMEOUT(500), SLP_VEC(1, 2, 3, 4, 4)}, 0},
  1579. {{SLP, SLP_TIMEOUT(200), SLP_TIMEOUT(300), SLP_VEC(2, 4, 6, 7, 7)}, 0},
  1580. {{SLP, SLP_TIMEOUT(50), SLP_TIMEOUT(100), SLP_VEC(2, 6, 9, 9, 10)}, 0},
  1581. {{SLP, SLP_TIMEOUT(50), SLP_TIMEOUT(25), SLP_VEC(2, 7, 9, 9, 10)}, 1},
  1582. {{SLP, SLP_TIMEOUT(25), SLP_TIMEOUT(25), SLP_VEC(4, 7, 10, 10, 10)}, 1}
  1583. };
  1584. /* for tim > 10 */
  1585. static struct iwl4965_power_vec_entry range_1[IWL_POWER_AC] = {
  1586. {{NOSLP, SLP_TIMEOUT(0), SLP_TIMEOUT(0), SLP_VEC(0, 0, 0, 0, 0)}, 0},
  1587. {{SLP, SLP_TIMEOUT(200), SLP_TIMEOUT(500),
  1588. SLP_VEC(1, 2, 3, 4, 0xFF)}, 0},
  1589. {{SLP, SLP_TIMEOUT(200), SLP_TIMEOUT(300),
  1590. SLP_VEC(2, 4, 6, 7, 0xFF)}, 0},
  1591. {{SLP, SLP_TIMEOUT(50), SLP_TIMEOUT(100),
  1592. SLP_VEC(2, 6, 9, 9, 0xFF)}, 0},
  1593. {{SLP, SLP_TIMEOUT(50), SLP_TIMEOUT(25), SLP_VEC(2, 7, 9, 9, 0xFF)}, 0},
  1594. {{SLP, SLP_TIMEOUT(25), SLP_TIMEOUT(25),
  1595. SLP_VEC(4, 7, 10, 10, 0xFF)}, 0}
  1596. };
  1597. int iwl4965_power_init_handle(struct iwl_priv *priv)
  1598. {
  1599. int rc = 0, i;
  1600. struct iwl4965_power_mgr *pow_data;
  1601. int size = sizeof(struct iwl4965_power_vec_entry) * IWL_POWER_AC;
  1602. u16 pci_pm;
  1603. IWL_DEBUG_POWER("Initialize power \n");
  1604. pow_data = &(priv->power_data);
  1605. memset(pow_data, 0, sizeof(*pow_data));
  1606. pow_data->active_index = IWL_POWER_RANGE_0;
  1607. pow_data->dtim_val = 0xffff;
  1608. memcpy(&pow_data->pwr_range_0[0], &range_0[0], size);
  1609. memcpy(&pow_data->pwr_range_1[0], &range_1[0], size);
  1610. rc = pci_read_config_word(priv->pci_dev, PCI_LINK_CTRL, &pci_pm);
  1611. if (rc != 0)
  1612. return 0;
  1613. else {
  1614. struct iwl4965_powertable_cmd *cmd;
  1615. IWL_DEBUG_POWER("adjust power command flags\n");
  1616. for (i = 0; i < IWL_POWER_AC; i++) {
  1617. cmd = &pow_data->pwr_range_0[i].cmd;
  1618. if (pci_pm & 0x1)
  1619. cmd->flags &= ~IWL_POWER_PCI_PM_MSK;
  1620. else
  1621. cmd->flags |= IWL_POWER_PCI_PM_MSK;
  1622. }
  1623. }
  1624. return rc;
  1625. }
  1626. static int iwl4965_update_power_cmd(struct iwl_priv *priv,
  1627. struct iwl4965_powertable_cmd *cmd, u32 mode)
  1628. {
  1629. int rc = 0, i;
  1630. u8 skip;
  1631. u32 max_sleep = 0;
  1632. struct iwl4965_power_vec_entry *range;
  1633. u8 period = 0;
  1634. struct iwl4965_power_mgr *pow_data;
  1635. if (mode > IWL_POWER_INDEX_5) {
  1636. IWL_DEBUG_POWER("Error invalid power mode \n");
  1637. return -1;
  1638. }
  1639. pow_data = &(priv->power_data);
  1640. if (pow_data->active_index == IWL_POWER_RANGE_0)
  1641. range = &pow_data->pwr_range_0[0];
  1642. else
  1643. range = &pow_data->pwr_range_1[1];
  1644. memcpy(cmd, &range[mode].cmd, sizeof(struct iwl4965_powertable_cmd));
  1645. #ifdef IWL_MAC80211_DISABLE
  1646. if (priv->assoc_network != NULL) {
  1647. unsigned long flags;
  1648. period = priv->assoc_network->tim.tim_period;
  1649. }
  1650. #endif /*IWL_MAC80211_DISABLE */
  1651. skip = range[mode].no_dtim;
  1652. if (period == 0) {
  1653. period = 1;
  1654. skip = 0;
  1655. }
  1656. if (skip == 0) {
  1657. max_sleep = period;
  1658. cmd->flags &= ~IWL_POWER_SLEEP_OVER_DTIM_MSK;
  1659. } else {
  1660. __le32 slp_itrvl = cmd->sleep_interval[IWL_POWER_VEC_SIZE - 1];
  1661. max_sleep = (le32_to_cpu(slp_itrvl) / period) * period;
  1662. cmd->flags |= IWL_POWER_SLEEP_OVER_DTIM_MSK;
  1663. }
  1664. for (i = 0; i < IWL_POWER_VEC_SIZE; i++) {
  1665. if (le32_to_cpu(cmd->sleep_interval[i]) > max_sleep)
  1666. cmd->sleep_interval[i] = cpu_to_le32(max_sleep);
  1667. }
  1668. IWL_DEBUG_POWER("Flags value = 0x%08X\n", cmd->flags);
  1669. IWL_DEBUG_POWER("Tx timeout = %u\n", le32_to_cpu(cmd->tx_data_timeout));
  1670. IWL_DEBUG_POWER("Rx timeout = %u\n", le32_to_cpu(cmd->rx_data_timeout));
  1671. IWL_DEBUG_POWER("Sleep interval vector = { %d , %d , %d , %d , %d }\n",
  1672. le32_to_cpu(cmd->sleep_interval[0]),
  1673. le32_to_cpu(cmd->sleep_interval[1]),
  1674. le32_to_cpu(cmd->sleep_interval[2]),
  1675. le32_to_cpu(cmd->sleep_interval[3]),
  1676. le32_to_cpu(cmd->sleep_interval[4]));
  1677. return rc;
  1678. }
  1679. static int iwl4965_send_power_mode(struct iwl_priv *priv, u32 mode)
  1680. {
  1681. u32 uninitialized_var(final_mode);
  1682. int rc;
  1683. struct iwl4965_powertable_cmd cmd;
  1684. /* If on battery, set to 3,
  1685. * if plugged into AC power, set to CAM ("continuously aware mode"),
  1686. * else user level */
  1687. switch (mode) {
  1688. case IWL_POWER_BATTERY:
  1689. final_mode = IWL_POWER_INDEX_3;
  1690. break;
  1691. case IWL_POWER_AC:
  1692. final_mode = IWL_POWER_MODE_CAM;
  1693. break;
  1694. default:
  1695. final_mode = mode;
  1696. break;
  1697. }
  1698. cmd.keep_alive_beacons = 0;
  1699. iwl4965_update_power_cmd(priv, &cmd, final_mode);
  1700. rc = iwl4965_send_cmd_pdu(priv, POWER_TABLE_CMD, sizeof(cmd), &cmd);
  1701. if (final_mode == IWL_POWER_MODE_CAM)
  1702. clear_bit(STATUS_POWER_PMI, &priv->status);
  1703. else
  1704. set_bit(STATUS_POWER_PMI, &priv->status);
  1705. return rc;
  1706. }
  1707. int iwl4965_is_network_packet(struct iwl_priv *priv, struct ieee80211_hdr *header)
  1708. {
  1709. /* Filter incoming packets to determine if they are targeted toward
  1710. * this network, discarding packets coming from ourselves */
  1711. switch (priv->iw_mode) {
  1712. case IEEE80211_IF_TYPE_IBSS: /* Header: Dest. | Source | BSSID */
  1713. /* packets from our adapter are dropped (echo) */
  1714. if (!compare_ether_addr(header->addr2, priv->mac_addr))
  1715. return 0;
  1716. /* {broad,multi}cast packets to our IBSS go through */
  1717. if (is_multicast_ether_addr(header->addr1))
  1718. return !compare_ether_addr(header->addr3, priv->bssid);
  1719. /* packets to our adapter go through */
  1720. return !compare_ether_addr(header->addr1, priv->mac_addr);
  1721. case IEEE80211_IF_TYPE_STA: /* Header: Dest. | AP{BSSID} | Source */
  1722. /* packets from our adapter are dropped (echo) */
  1723. if (!compare_ether_addr(header->addr3, priv->mac_addr))
  1724. return 0;
  1725. /* {broad,multi}cast packets to our BSS go through */
  1726. if (is_multicast_ether_addr(header->addr1))
  1727. return !compare_ether_addr(header->addr2, priv->bssid);
  1728. /* packets to our adapter go through */
  1729. return !compare_ether_addr(header->addr1, priv->mac_addr);
  1730. }
  1731. return 1;
  1732. }
  1733. #define TX_STATUS_ENTRY(x) case TX_STATUS_FAIL_ ## x: return #x
  1734. static const char *iwl4965_get_tx_fail_reason(u32 status)
  1735. {
  1736. switch (status & TX_STATUS_MSK) {
  1737. case TX_STATUS_SUCCESS:
  1738. return "SUCCESS";
  1739. TX_STATUS_ENTRY(SHORT_LIMIT);
  1740. TX_STATUS_ENTRY(LONG_LIMIT);
  1741. TX_STATUS_ENTRY(FIFO_UNDERRUN);
  1742. TX_STATUS_ENTRY(MGMNT_ABORT);
  1743. TX_STATUS_ENTRY(NEXT_FRAG);
  1744. TX_STATUS_ENTRY(LIFE_EXPIRE);
  1745. TX_STATUS_ENTRY(DEST_PS);
  1746. TX_STATUS_ENTRY(ABORTED);
  1747. TX_STATUS_ENTRY(BT_RETRY);
  1748. TX_STATUS_ENTRY(STA_INVALID);
  1749. TX_STATUS_ENTRY(FRAG_DROPPED);
  1750. TX_STATUS_ENTRY(TID_DISABLE);
  1751. TX_STATUS_ENTRY(FRAME_FLUSHED);
  1752. TX_STATUS_ENTRY(INSUFFICIENT_CF_POLL);
  1753. TX_STATUS_ENTRY(TX_LOCKED);
  1754. TX_STATUS_ENTRY(NO_BEACON_ON_RADAR);
  1755. }
  1756. return "UNKNOWN";
  1757. }
  1758. /**
  1759. * iwl4965_scan_cancel - Cancel any currently executing HW scan
  1760. *
  1761. * NOTE: priv->mutex is not required before calling this function
  1762. */
  1763. static int iwl4965_scan_cancel(struct iwl_priv *priv)
  1764. {
  1765. if (!test_bit(STATUS_SCAN_HW, &priv->status)) {
  1766. clear_bit(STATUS_SCANNING, &priv->status);
  1767. return 0;
  1768. }
  1769. if (test_bit(STATUS_SCANNING, &priv->status)) {
  1770. if (!test_bit(STATUS_SCAN_ABORTING, &priv->status)) {
  1771. IWL_DEBUG_SCAN("Queuing scan abort.\n");
  1772. set_bit(STATUS_SCAN_ABORTING, &priv->status);
  1773. queue_work(priv->workqueue, &priv->abort_scan);
  1774. } else
  1775. IWL_DEBUG_SCAN("Scan abort already in progress.\n");
  1776. return test_bit(STATUS_SCANNING, &priv->status);
  1777. }
  1778. return 0;
  1779. }
  1780. /**
  1781. * iwl4965_scan_cancel_timeout - Cancel any currently executing HW scan
  1782. * @ms: amount of time to wait (in milliseconds) for scan to abort
  1783. *
  1784. * NOTE: priv->mutex must be held before calling this function
  1785. */
  1786. static int iwl4965_scan_cancel_timeout(struct iwl_priv *priv, unsigned long ms)
  1787. {
  1788. unsigned long now = jiffies;
  1789. int ret;
  1790. ret = iwl4965_scan_cancel(priv);
  1791. if (ret && ms) {
  1792. mutex_unlock(&priv->mutex);
  1793. while (!time_after(jiffies, now + msecs_to_jiffies(ms)) &&
  1794. test_bit(STATUS_SCANNING, &priv->status))
  1795. msleep(1);
  1796. mutex_lock(&priv->mutex);
  1797. return test_bit(STATUS_SCANNING, &priv->status);
  1798. }
  1799. return ret;
  1800. }
  1801. static void iwl4965_sequence_reset(struct iwl_priv *priv)
  1802. {
  1803. /* Reset ieee stats */
  1804. /* We don't reset the net_device_stats (ieee->stats) on
  1805. * re-association */
  1806. priv->last_seq_num = -1;
  1807. priv->last_frag_num = -1;
  1808. priv->last_packet_time = 0;
  1809. iwl4965_scan_cancel(priv);
  1810. }
  1811. #define MAX_UCODE_BEACON_INTERVAL 4096
  1812. #define INTEL_CONN_LISTEN_INTERVAL __constant_cpu_to_le16(0xA)
  1813. static __le16 iwl4965_adjust_beacon_interval(u16 beacon_val)
  1814. {
  1815. u16 new_val = 0;
  1816. u16 beacon_factor = 0;
  1817. beacon_factor =
  1818. (beacon_val + MAX_UCODE_BEACON_INTERVAL)
  1819. / MAX_UCODE_BEACON_INTERVAL;
  1820. new_val = beacon_val / beacon_factor;
  1821. return cpu_to_le16(new_val);
  1822. }
  1823. static void iwl4965_setup_rxon_timing(struct iwl_priv *priv)
  1824. {
  1825. u64 interval_tm_unit;
  1826. u64 tsf, result;
  1827. unsigned long flags;
  1828. struct ieee80211_conf *conf = NULL;
  1829. u16 beacon_int = 0;
  1830. conf = ieee80211_get_hw_conf(priv->hw);
  1831. spin_lock_irqsave(&priv->lock, flags);
  1832. priv->rxon_timing.timestamp.dw[1] = cpu_to_le32(priv->timestamp1);
  1833. priv->rxon_timing.timestamp.dw[0] = cpu_to_le32(priv->timestamp0);
  1834. priv->rxon_timing.listen_interval = INTEL_CONN_LISTEN_INTERVAL;
  1835. tsf = priv->timestamp1;
  1836. tsf = ((tsf << 32) | priv->timestamp0);
  1837. beacon_int = priv->beacon_int;
  1838. spin_unlock_irqrestore(&priv->lock, flags);
  1839. if (priv->iw_mode == IEEE80211_IF_TYPE_STA) {
  1840. if (beacon_int == 0) {
  1841. priv->rxon_timing.beacon_interval = cpu_to_le16(100);
  1842. priv->rxon_timing.beacon_init_val = cpu_to_le32(102400);
  1843. } else {
  1844. priv->rxon_timing.beacon_interval =
  1845. cpu_to_le16(beacon_int);
  1846. priv->rxon_timing.beacon_interval =
  1847. iwl4965_adjust_beacon_interval(
  1848. le16_to_cpu(priv->rxon_timing.beacon_interval));
  1849. }
  1850. priv->rxon_timing.atim_window = 0;
  1851. } else {
  1852. priv->rxon_timing.beacon_interval =
  1853. iwl4965_adjust_beacon_interval(conf->beacon_int);
  1854. /* TODO: we need to get atim_window from upper stack
  1855. * for now we set to 0 */
  1856. priv->rxon_timing.atim_window = 0;
  1857. }
  1858. interval_tm_unit =
  1859. (le16_to_cpu(priv->rxon_timing.beacon_interval) * 1024);
  1860. result = do_div(tsf, interval_tm_unit);
  1861. priv->rxon_timing.beacon_init_val =
  1862. cpu_to_le32((u32) ((u64) interval_tm_unit - result));
  1863. IWL_DEBUG_ASSOC
  1864. ("beacon interval %d beacon timer %d beacon tim %d\n",
  1865. le16_to_cpu(priv->rxon_timing.beacon_interval),
  1866. le32_to_cpu(priv->rxon_timing.beacon_init_val),
  1867. le16_to_cpu(priv->rxon_timing.atim_window));
  1868. }
  1869. static int iwl4965_scan_initiate(struct iwl_priv *priv)
  1870. {
  1871. if (priv->iw_mode == IEEE80211_IF_TYPE_AP) {
  1872. IWL_ERROR("APs don't scan.\n");
  1873. return 0;
  1874. }
  1875. if (!iwl4965_is_ready_rf(priv)) {
  1876. IWL_DEBUG_SCAN("Aborting scan due to not ready.\n");
  1877. return -EIO;
  1878. }
  1879. if (test_bit(STATUS_SCANNING, &priv->status)) {
  1880. IWL_DEBUG_SCAN("Scan already in progress.\n");
  1881. return -EAGAIN;
  1882. }
  1883. if (test_bit(STATUS_SCAN_ABORTING, &priv->status)) {
  1884. IWL_DEBUG_SCAN("Scan request while abort pending. "
  1885. "Queuing.\n");
  1886. return -EAGAIN;
  1887. }
  1888. IWL_DEBUG_INFO("Starting scan...\n");
  1889. priv->scan_bands = 2;
  1890. set_bit(STATUS_SCANNING, &priv->status);
  1891. priv->scan_start = jiffies;
  1892. priv->scan_pass_start = priv->scan_start;
  1893. queue_work(priv->workqueue, &priv->request_scan);
  1894. return 0;
  1895. }
  1896. static int iwl4965_set_rxon_hwcrypto(struct iwl_priv *priv, int hw_decrypt)
  1897. {
  1898. struct iwl4965_rxon_cmd *rxon = &priv->staging_rxon;
  1899. if (hw_decrypt)
  1900. rxon->filter_flags &= ~RXON_FILTER_DIS_DECRYPT_MSK;
  1901. else
  1902. rxon->filter_flags |= RXON_FILTER_DIS_DECRYPT_MSK;
  1903. return 0;
  1904. }
  1905. static void iwl4965_set_flags_for_phymode(struct iwl_priv *priv,
  1906. enum ieee80211_band band)
  1907. {
  1908. if (band == IEEE80211_BAND_5GHZ) {
  1909. priv->staging_rxon.flags &=
  1910. ~(RXON_FLG_BAND_24G_MSK | RXON_FLG_AUTO_DETECT_MSK
  1911. | RXON_FLG_CCK_MSK);
  1912. priv->staging_rxon.flags |= RXON_FLG_SHORT_SLOT_MSK;
  1913. } else {
  1914. /* Copied from iwl4965_bg_post_associate() */
  1915. if (priv->assoc_capability & WLAN_CAPABILITY_SHORT_SLOT_TIME)
  1916. priv->staging_rxon.flags |= RXON_FLG_SHORT_SLOT_MSK;
  1917. else
  1918. priv->staging_rxon.flags &= ~RXON_FLG_SHORT_SLOT_MSK;
  1919. if (priv->iw_mode == IEEE80211_IF_TYPE_IBSS)
  1920. priv->staging_rxon.flags &= ~RXON_FLG_SHORT_SLOT_MSK;
  1921. priv->staging_rxon.flags |= RXON_FLG_BAND_24G_MSK;
  1922. priv->staging_rxon.flags |= RXON_FLG_AUTO_DETECT_MSK;
  1923. priv->staging_rxon.flags &= ~RXON_FLG_CCK_MSK;
  1924. }
  1925. }
  1926. /*
  1927. * initialize rxon structure with default values from eeprom
  1928. */
  1929. static void iwl4965_connection_init_rx_config(struct iwl_priv *priv)
  1930. {
  1931. const struct iwl4965_channel_info *ch_info;
  1932. memset(&priv->staging_rxon, 0, sizeof(priv->staging_rxon));
  1933. switch (priv->iw_mode) {
  1934. case IEEE80211_IF_TYPE_AP:
  1935. priv->staging_rxon.dev_type = RXON_DEV_TYPE_AP;
  1936. break;
  1937. case IEEE80211_IF_TYPE_STA:
  1938. priv->staging_rxon.dev_type = RXON_DEV_TYPE_ESS;
  1939. priv->staging_rxon.filter_flags = RXON_FILTER_ACCEPT_GRP_MSK;
  1940. break;
  1941. case IEEE80211_IF_TYPE_IBSS:
  1942. priv->staging_rxon.dev_type = RXON_DEV_TYPE_IBSS;
  1943. priv->staging_rxon.flags = RXON_FLG_SHORT_PREAMBLE_MSK;
  1944. priv->staging_rxon.filter_flags = RXON_FILTER_BCON_AWARE_MSK |
  1945. RXON_FILTER_ACCEPT_GRP_MSK;
  1946. break;
  1947. case IEEE80211_IF_TYPE_MNTR:
  1948. priv->staging_rxon.dev_type = RXON_DEV_TYPE_SNIFFER;
  1949. priv->staging_rxon.filter_flags = RXON_FILTER_PROMISC_MSK |
  1950. RXON_FILTER_CTL2HOST_MSK | RXON_FILTER_ACCEPT_GRP_MSK;
  1951. break;
  1952. }
  1953. #if 0
  1954. /* TODO: Figure out when short_preamble would be set and cache from
  1955. * that */
  1956. if (!hw_to_local(priv->hw)->short_preamble)
  1957. priv->staging_rxon.flags &= ~RXON_FLG_SHORT_PREAMBLE_MSK;
  1958. else
  1959. priv->staging_rxon.flags |= RXON_FLG_SHORT_PREAMBLE_MSK;
  1960. #endif
  1961. ch_info = iwl4965_get_channel_info(priv, priv->band,
  1962. le16_to_cpu(priv->staging_rxon.channel));
  1963. if (!ch_info)
  1964. ch_info = &priv->channel_info[0];
  1965. /*
  1966. * in some case A channels are all non IBSS
  1967. * in this case force B/G channel
  1968. */
  1969. if ((priv->iw_mode == IEEE80211_IF_TYPE_IBSS) &&
  1970. !(is_channel_ibss(ch_info)))
  1971. ch_info = &priv->channel_info[0];
  1972. priv->staging_rxon.channel = cpu_to_le16(ch_info->channel);
  1973. priv->band = ch_info->band;
  1974. iwl4965_set_flags_for_phymode(priv, priv->band);
  1975. priv->staging_rxon.ofdm_basic_rates =
  1976. (IWL_OFDM_RATES_MASK >> IWL_FIRST_OFDM_RATE) & 0xFF;
  1977. priv->staging_rxon.cck_basic_rates =
  1978. (IWL_CCK_RATES_MASK >> IWL_FIRST_CCK_RATE) & 0xF;
  1979. priv->staging_rxon.flags &= ~(RXON_FLG_CHANNEL_MODE_MIXED_MSK |
  1980. RXON_FLG_CHANNEL_MODE_PURE_40_MSK);
  1981. memcpy(priv->staging_rxon.node_addr, priv->mac_addr, ETH_ALEN);
  1982. memcpy(priv->staging_rxon.wlap_bssid_addr, priv->mac_addr, ETH_ALEN);
  1983. priv->staging_rxon.ofdm_ht_single_stream_basic_rates = 0xff;
  1984. priv->staging_rxon.ofdm_ht_dual_stream_basic_rates = 0xff;
  1985. iwl4965_set_rxon_chain(priv);
  1986. }
  1987. static int iwl4965_set_mode(struct iwl_priv *priv, int mode)
  1988. {
  1989. if (mode == IEEE80211_IF_TYPE_IBSS) {
  1990. const struct iwl4965_channel_info *ch_info;
  1991. ch_info = iwl4965_get_channel_info(priv,
  1992. priv->band,
  1993. le16_to_cpu(priv->staging_rxon.channel));
  1994. if (!ch_info || !is_channel_ibss(ch_info)) {
  1995. IWL_ERROR("channel %d not IBSS channel\n",
  1996. le16_to_cpu(priv->staging_rxon.channel));
  1997. return -EINVAL;
  1998. }
  1999. }
  2000. priv->iw_mode = mode;
  2001. iwl4965_connection_init_rx_config(priv);
  2002. memcpy(priv->staging_rxon.node_addr, priv->mac_addr, ETH_ALEN);
  2003. iwl4965_clear_stations_table(priv);
  2004. /* dont commit rxon if rf-kill is on*/
  2005. if (!iwl4965_is_ready_rf(priv))
  2006. return -EAGAIN;
  2007. cancel_delayed_work(&priv->scan_check);
  2008. if (iwl4965_scan_cancel_timeout(priv, 100)) {
  2009. IWL_WARNING("Aborted scan still in progress after 100ms\n");
  2010. IWL_DEBUG_MAC80211("leaving - scan abort failed.\n");
  2011. return -EAGAIN;
  2012. }
  2013. iwl4965_commit_rxon(priv);
  2014. return 0;
  2015. }
  2016. static void iwl4965_build_tx_cmd_hwcrypto(struct iwl_priv *priv,
  2017. struct ieee80211_tx_control *ctl,
  2018. struct iwl4965_cmd *cmd,
  2019. struct sk_buff *skb_frag,
  2020. int last_frag)
  2021. {
  2022. struct iwl4965_hw_key *keyinfo = &priv->stations[ctl->key_idx].keyinfo;
  2023. switch (keyinfo->alg) {
  2024. case ALG_CCMP:
  2025. cmd->cmd.tx.sec_ctl = TX_CMD_SEC_CCM;
  2026. memcpy(cmd->cmd.tx.key, keyinfo->key, keyinfo->keylen);
  2027. if (ctl->flags & IEEE80211_TXCTL_AMPDU)
  2028. cmd->cmd.tx.tx_flags |= TX_CMD_FLG_AGG_CCMP_MSK;
  2029. IWL_DEBUG_TX("tx_cmd with aes hwcrypto\n");
  2030. break;
  2031. case ALG_TKIP:
  2032. #if 0
  2033. cmd->cmd.tx.sec_ctl = TX_CMD_SEC_TKIP;
  2034. if (last_frag)
  2035. memcpy(cmd->cmd.tx.tkip_mic.byte, skb_frag->tail - 8,
  2036. 8);
  2037. else
  2038. memset(cmd->cmd.tx.tkip_mic.byte, 0, 8);
  2039. #endif
  2040. break;
  2041. case ALG_WEP:
  2042. cmd->cmd.tx.sec_ctl = TX_CMD_SEC_WEP |
  2043. (ctl->key_idx & TX_CMD_SEC_MSK) << TX_CMD_SEC_SHIFT;
  2044. if (keyinfo->keylen == 13)
  2045. cmd->cmd.tx.sec_ctl |= TX_CMD_SEC_KEY128;
  2046. memcpy(&cmd->cmd.tx.key[3], keyinfo->key, keyinfo->keylen);
  2047. IWL_DEBUG_TX("Configuring packet for WEP encryption "
  2048. "with key %d\n", ctl->key_idx);
  2049. break;
  2050. default:
  2051. printk(KERN_ERR "Unknown encode alg %d\n", keyinfo->alg);
  2052. break;
  2053. }
  2054. }
  2055. /*
  2056. * handle build REPLY_TX command notification.
  2057. */
  2058. static void iwl4965_build_tx_cmd_basic(struct iwl_priv *priv,
  2059. struct iwl4965_cmd *cmd,
  2060. struct ieee80211_tx_control *ctrl,
  2061. struct ieee80211_hdr *hdr,
  2062. int is_unicast, u8 std_id)
  2063. {
  2064. __le16 *qc;
  2065. u16 fc = le16_to_cpu(hdr->frame_control);
  2066. __le32 tx_flags = cmd->cmd.tx.tx_flags;
  2067. cmd->cmd.tx.stop_time.life_time = TX_CMD_LIFE_TIME_INFINITE;
  2068. if (!(ctrl->flags & IEEE80211_TXCTL_NO_ACK)) {
  2069. tx_flags |= TX_CMD_FLG_ACK_MSK;
  2070. if ((fc & IEEE80211_FCTL_FTYPE) == IEEE80211_FTYPE_MGMT)
  2071. tx_flags |= TX_CMD_FLG_SEQ_CTL_MSK;
  2072. if (ieee80211_is_probe_response(fc) &&
  2073. !(le16_to_cpu(hdr->seq_ctrl) & 0xf))
  2074. tx_flags |= TX_CMD_FLG_TSF_MSK;
  2075. } else {
  2076. tx_flags &= (~TX_CMD_FLG_ACK_MSK);
  2077. tx_flags |= TX_CMD_FLG_SEQ_CTL_MSK;
  2078. }
  2079. if (ieee80211_is_back_request(fc))
  2080. tx_flags |= TX_CMD_FLG_ACK_MSK | TX_CMD_FLG_IMM_BA_RSP_MASK;
  2081. cmd->cmd.tx.sta_id = std_id;
  2082. if (ieee80211_get_morefrag(hdr))
  2083. tx_flags |= TX_CMD_FLG_MORE_FRAG_MSK;
  2084. qc = ieee80211_get_qos_ctrl(hdr);
  2085. if (qc) {
  2086. cmd->cmd.tx.tid_tspec = (u8) (le16_to_cpu(*qc) & 0xf);
  2087. tx_flags &= ~TX_CMD_FLG_SEQ_CTL_MSK;
  2088. } else
  2089. tx_flags |= TX_CMD_FLG_SEQ_CTL_MSK;
  2090. if (ctrl->flags & IEEE80211_TXCTL_USE_RTS_CTS) {
  2091. tx_flags |= TX_CMD_FLG_RTS_MSK;
  2092. tx_flags &= ~TX_CMD_FLG_CTS_MSK;
  2093. } else if (ctrl->flags & IEEE80211_TXCTL_USE_CTS_PROTECT) {
  2094. tx_flags &= ~TX_CMD_FLG_RTS_MSK;
  2095. tx_flags |= TX_CMD_FLG_CTS_MSK;
  2096. }
  2097. if ((tx_flags & TX_CMD_FLG_RTS_MSK) || (tx_flags & TX_CMD_FLG_CTS_MSK))
  2098. tx_flags |= TX_CMD_FLG_FULL_TXOP_PROT_MSK;
  2099. tx_flags &= ~(TX_CMD_FLG_ANT_SEL_MSK);
  2100. if ((fc & IEEE80211_FCTL_FTYPE) == IEEE80211_FTYPE_MGMT) {
  2101. if ((fc & IEEE80211_FCTL_STYPE) == IEEE80211_STYPE_ASSOC_REQ ||
  2102. (fc & IEEE80211_FCTL_STYPE) == IEEE80211_STYPE_REASSOC_REQ)
  2103. cmd->cmd.tx.timeout.pm_frame_timeout = cpu_to_le16(3);
  2104. else
  2105. cmd->cmd.tx.timeout.pm_frame_timeout = cpu_to_le16(2);
  2106. } else
  2107. cmd->cmd.tx.timeout.pm_frame_timeout = 0;
  2108. cmd->cmd.tx.driver_txop = 0;
  2109. cmd->cmd.tx.tx_flags = tx_flags;
  2110. cmd->cmd.tx.next_frame_len = 0;
  2111. }
  2112. static void iwl_update_tx_stats(struct iwl_priv *priv, u16 fc, u16 len)
  2113. {
  2114. /* 0 - mgmt, 1 - cnt, 2 - data */
  2115. int idx = (fc & IEEE80211_FCTL_FTYPE) >> 2;
  2116. priv->tx_stats[idx].cnt++;
  2117. priv->tx_stats[idx].bytes += len;
  2118. }
  2119. /**
  2120. * iwl4965_get_sta_id - Find station's index within station table
  2121. *
  2122. * If new IBSS station, create new entry in station table
  2123. */
  2124. static int iwl4965_get_sta_id(struct iwl_priv *priv,
  2125. struct ieee80211_hdr *hdr)
  2126. {
  2127. int sta_id;
  2128. u16 fc = le16_to_cpu(hdr->frame_control);
  2129. DECLARE_MAC_BUF(mac);
  2130. /* If this frame is broadcast or management, use broadcast station id */
  2131. if (((fc & IEEE80211_FCTL_FTYPE) != IEEE80211_FTYPE_DATA) ||
  2132. is_multicast_ether_addr(hdr->addr1))
  2133. return priv->hw_setting.bcast_sta_id;
  2134. switch (priv->iw_mode) {
  2135. /* If we are a client station in a BSS network, use the special
  2136. * AP station entry (that's the only station we communicate with) */
  2137. case IEEE80211_IF_TYPE_STA:
  2138. return IWL_AP_ID;
  2139. /* If we are an AP, then find the station, or use BCAST */
  2140. case IEEE80211_IF_TYPE_AP:
  2141. sta_id = iwl4965_hw_find_station(priv, hdr->addr1);
  2142. if (sta_id != IWL_INVALID_STATION)
  2143. return sta_id;
  2144. return priv->hw_setting.bcast_sta_id;
  2145. /* If this frame is going out to an IBSS network, find the station,
  2146. * or create a new station table entry */
  2147. case IEEE80211_IF_TYPE_IBSS:
  2148. sta_id = iwl4965_hw_find_station(priv, hdr->addr1);
  2149. if (sta_id != IWL_INVALID_STATION)
  2150. return sta_id;
  2151. /* Create new station table entry */
  2152. sta_id = iwl4965_add_station_flags(priv, hdr->addr1,
  2153. 0, CMD_ASYNC, NULL);
  2154. if (sta_id != IWL_INVALID_STATION)
  2155. return sta_id;
  2156. IWL_DEBUG_DROP("Station %s not in station map. "
  2157. "Defaulting to broadcast...\n",
  2158. print_mac(mac, hdr->addr1));
  2159. iwl_print_hex_dump(IWL_DL_DROP, (u8 *) hdr, sizeof(*hdr));
  2160. return priv->hw_setting.bcast_sta_id;
  2161. default:
  2162. IWL_WARNING("Unknown mode of operation: %d", priv->iw_mode);
  2163. return priv->hw_setting.bcast_sta_id;
  2164. }
  2165. }
  2166. /*
  2167. * start REPLY_TX command process
  2168. */
  2169. static int iwl4965_tx_skb(struct iwl_priv *priv,
  2170. struct sk_buff *skb, struct ieee80211_tx_control *ctl)
  2171. {
  2172. struct ieee80211_hdr *hdr = (struct ieee80211_hdr *)skb->data;
  2173. struct iwl4965_tfd_frame *tfd;
  2174. u32 *control_flags;
  2175. int txq_id = ctl->queue;
  2176. struct iwl4965_tx_queue *txq = NULL;
  2177. struct iwl4965_queue *q = NULL;
  2178. dma_addr_t phys_addr;
  2179. dma_addr_t txcmd_phys;
  2180. dma_addr_t scratch_phys;
  2181. struct iwl4965_cmd *out_cmd = NULL;
  2182. u16 len, idx, len_org;
  2183. u8 id, hdr_len, unicast;
  2184. u8 sta_id;
  2185. u16 seq_number = 0;
  2186. u16 fc;
  2187. __le16 *qc;
  2188. u8 wait_write_ptr = 0;
  2189. unsigned long flags;
  2190. int rc;
  2191. spin_lock_irqsave(&priv->lock, flags);
  2192. if (iwl4965_is_rfkill(priv)) {
  2193. IWL_DEBUG_DROP("Dropping - RF KILL\n");
  2194. goto drop_unlock;
  2195. }
  2196. if (!priv->vif) {
  2197. IWL_DEBUG_DROP("Dropping - !priv->vif\n");
  2198. goto drop_unlock;
  2199. }
  2200. if ((ctl->tx_rate->hw_value & 0xFF) == IWL_INVALID_RATE) {
  2201. IWL_ERROR("ERROR: No TX rate available.\n");
  2202. goto drop_unlock;
  2203. }
  2204. unicast = !is_multicast_ether_addr(hdr->addr1);
  2205. id = 0;
  2206. fc = le16_to_cpu(hdr->frame_control);
  2207. #ifdef CONFIG_IWLWIFI_DEBUG
  2208. if (ieee80211_is_auth(fc))
  2209. IWL_DEBUG_TX("Sending AUTH frame\n");
  2210. else if (ieee80211_is_assoc_request(fc))
  2211. IWL_DEBUG_TX("Sending ASSOC frame\n");
  2212. else if (ieee80211_is_reassoc_request(fc))
  2213. IWL_DEBUG_TX("Sending REASSOC frame\n");
  2214. #endif
  2215. /* drop all data frame if we are not associated */
  2216. if (((fc & IEEE80211_FCTL_FTYPE) == IEEE80211_FTYPE_DATA) &&
  2217. (!iwl4965_is_associated(priv) ||
  2218. ((priv->iw_mode == IEEE80211_IF_TYPE_STA) && !priv->assoc_id) ||
  2219. !priv->assoc_station_added)) {
  2220. IWL_DEBUG_DROP("Dropping - !iwl4965_is_associated\n");
  2221. goto drop_unlock;
  2222. }
  2223. spin_unlock_irqrestore(&priv->lock, flags);
  2224. hdr_len = ieee80211_get_hdrlen(fc);
  2225. /* Find (or create) index into station table for destination station */
  2226. sta_id = iwl4965_get_sta_id(priv, hdr);
  2227. if (sta_id == IWL_INVALID_STATION) {
  2228. DECLARE_MAC_BUF(mac);
  2229. IWL_DEBUG_DROP("Dropping - INVALID STATION: %s\n",
  2230. print_mac(mac, hdr->addr1));
  2231. goto drop;
  2232. }
  2233. IWL_DEBUG_RATE("station Id %d\n", sta_id);
  2234. qc = ieee80211_get_qos_ctrl(hdr);
  2235. if (qc) {
  2236. u8 tid = (u8)(le16_to_cpu(*qc) & 0xf);
  2237. seq_number = priv->stations[sta_id].tid[tid].seq_number &
  2238. IEEE80211_SCTL_SEQ;
  2239. hdr->seq_ctrl = cpu_to_le16(seq_number) |
  2240. (hdr->seq_ctrl &
  2241. __constant_cpu_to_le16(IEEE80211_SCTL_FRAG));
  2242. seq_number += 0x10;
  2243. #ifdef CONFIG_IWL4965_HT
  2244. /* aggregation is on for this <sta,tid> */
  2245. if (ctl->flags & IEEE80211_TXCTL_AMPDU)
  2246. txq_id = priv->stations[sta_id].tid[tid].agg.txq_id;
  2247. priv->stations[sta_id].tid[tid].tfds_in_queue++;
  2248. #endif /* CONFIG_IWL4965_HT */
  2249. }
  2250. /* Descriptor for chosen Tx queue */
  2251. txq = &priv->txq[txq_id];
  2252. q = &txq->q;
  2253. spin_lock_irqsave(&priv->lock, flags);
  2254. /* Set up first empty TFD within this queue's circular TFD buffer */
  2255. tfd = &txq->bd[q->write_ptr];
  2256. memset(tfd, 0, sizeof(*tfd));
  2257. control_flags = (u32 *) tfd;
  2258. idx = get_cmd_index(q, q->write_ptr, 0);
  2259. /* Set up driver data for this TFD */
  2260. memset(&(txq->txb[q->write_ptr]), 0, sizeof(struct iwl4965_tx_info));
  2261. txq->txb[q->write_ptr].skb[0] = skb;
  2262. memcpy(&(txq->txb[q->write_ptr].status.control),
  2263. ctl, sizeof(struct ieee80211_tx_control));
  2264. /* Set up first empty entry in queue's array of Tx/cmd buffers */
  2265. out_cmd = &txq->cmd[idx];
  2266. memset(&out_cmd->hdr, 0, sizeof(out_cmd->hdr));
  2267. memset(&out_cmd->cmd.tx, 0, sizeof(out_cmd->cmd.tx));
  2268. /*
  2269. * Set up the Tx-command (not MAC!) header.
  2270. * Store the chosen Tx queue and TFD index within the sequence field;
  2271. * after Tx, uCode's Tx response will return this value so driver can
  2272. * locate the frame within the tx queue and do post-tx processing.
  2273. */
  2274. out_cmd->hdr.cmd = REPLY_TX;
  2275. out_cmd->hdr.sequence = cpu_to_le16((u16)(QUEUE_TO_SEQ(txq_id) |
  2276. INDEX_TO_SEQ(q->write_ptr)));
  2277. /* Copy MAC header from skb into command buffer */
  2278. memcpy(out_cmd->cmd.tx.hdr, hdr, hdr_len);
  2279. /*
  2280. * Use the first empty entry in this queue's command buffer array
  2281. * to contain the Tx command and MAC header concatenated together
  2282. * (payload data will be in another buffer).
  2283. * Size of this varies, due to varying MAC header length.
  2284. * If end is not dword aligned, we'll have 2 extra bytes at the end
  2285. * of the MAC header (device reads on dword boundaries).
  2286. * We'll tell device about this padding later.
  2287. */
  2288. len = priv->hw_setting.tx_cmd_len +
  2289. sizeof(struct iwl4965_cmd_header) + hdr_len;
  2290. len_org = len;
  2291. len = (len + 3) & ~3;
  2292. if (len_org != len)
  2293. len_org = 1;
  2294. else
  2295. len_org = 0;
  2296. /* Physical address of this Tx command's header (not MAC header!),
  2297. * within command buffer array. */
  2298. txcmd_phys = txq->dma_addr_cmd + sizeof(struct iwl4965_cmd) * idx +
  2299. offsetof(struct iwl4965_cmd, hdr);
  2300. /* Add buffer containing Tx command and MAC(!) header to TFD's
  2301. * first entry */
  2302. iwl4965_hw_txq_attach_buf_to_tfd(priv, tfd, txcmd_phys, len);
  2303. if (!(ctl->flags & IEEE80211_TXCTL_DO_NOT_ENCRYPT))
  2304. iwl4965_build_tx_cmd_hwcrypto(priv, ctl, out_cmd, skb, 0);
  2305. /* Set up TFD's 2nd entry to point directly to remainder of skb,
  2306. * if any (802.11 null frames have no payload). */
  2307. len = skb->len - hdr_len;
  2308. if (len) {
  2309. phys_addr = pci_map_single(priv->pci_dev, skb->data + hdr_len,
  2310. len, PCI_DMA_TODEVICE);
  2311. iwl4965_hw_txq_attach_buf_to_tfd(priv, tfd, phys_addr, len);
  2312. }
  2313. /* Tell 4965 about any 2-byte padding after MAC header */
  2314. if (len_org)
  2315. out_cmd->cmd.tx.tx_flags |= TX_CMD_FLG_MH_PAD_MSK;
  2316. /* Total # bytes to be transmitted */
  2317. len = (u16)skb->len;
  2318. out_cmd->cmd.tx.len = cpu_to_le16(len);
  2319. /* TODO need this for burst mode later on */
  2320. iwl4965_build_tx_cmd_basic(priv, out_cmd, ctl, hdr, unicast, sta_id);
  2321. /* set is_hcca to 0; it probably will never be implemented */
  2322. iwl4965_hw_build_tx_cmd_rate(priv, out_cmd, ctl, hdr, sta_id, 0);
  2323. iwl_update_tx_stats(priv, fc, len);
  2324. scratch_phys = txcmd_phys + sizeof(struct iwl4965_cmd_header) +
  2325. offsetof(struct iwl4965_tx_cmd, scratch);
  2326. out_cmd->cmd.tx.dram_lsb_ptr = cpu_to_le32(scratch_phys);
  2327. out_cmd->cmd.tx.dram_msb_ptr = iwl_get_dma_hi_address(scratch_phys);
  2328. if (!ieee80211_get_morefrag(hdr)) {
  2329. txq->need_update = 1;
  2330. if (qc) {
  2331. u8 tid = (u8)(le16_to_cpu(*qc) & 0xf);
  2332. priv->stations[sta_id].tid[tid].seq_number = seq_number;
  2333. }
  2334. } else {
  2335. wait_write_ptr = 1;
  2336. txq->need_update = 0;
  2337. }
  2338. iwl_print_hex_dump(IWL_DL_TX, out_cmd->cmd.payload,
  2339. sizeof(out_cmd->cmd.tx));
  2340. iwl_print_hex_dump(IWL_DL_TX, (u8 *)out_cmd->cmd.tx.hdr,
  2341. ieee80211_get_hdrlen(fc));
  2342. /* Set up entry for this TFD in Tx byte-count array */
  2343. iwl4965_tx_queue_update_wr_ptr(priv, txq, len);
  2344. /* Tell device the write index *just past* this latest filled TFD */
  2345. q->write_ptr = iwl_queue_inc_wrap(q->write_ptr, q->n_bd);
  2346. rc = iwl4965_tx_queue_update_write_ptr(priv, txq);
  2347. spin_unlock_irqrestore(&priv->lock, flags);
  2348. if (rc)
  2349. return rc;
  2350. if ((iwl4965_queue_space(q) < q->high_mark)
  2351. && priv->mac80211_registered) {
  2352. if (wait_write_ptr) {
  2353. spin_lock_irqsave(&priv->lock, flags);
  2354. txq->need_update = 1;
  2355. iwl4965_tx_queue_update_write_ptr(priv, txq);
  2356. spin_unlock_irqrestore(&priv->lock, flags);
  2357. }
  2358. ieee80211_stop_queue(priv->hw, ctl->queue);
  2359. }
  2360. return 0;
  2361. drop_unlock:
  2362. spin_unlock_irqrestore(&priv->lock, flags);
  2363. drop:
  2364. return -1;
  2365. }
  2366. static void iwl4965_set_rate(struct iwl_priv *priv)
  2367. {
  2368. const struct ieee80211_supported_band *hw = NULL;
  2369. struct ieee80211_rate *rate;
  2370. int i;
  2371. hw = iwl4965_get_hw_mode(priv, priv->band);
  2372. if (!hw) {
  2373. IWL_ERROR("Failed to set rate: unable to get hw mode\n");
  2374. return;
  2375. }
  2376. priv->active_rate = 0;
  2377. priv->active_rate_basic = 0;
  2378. for (i = 0; i < hw->n_bitrates; i++) {
  2379. rate = &(hw->bitrates[i]);
  2380. if (rate->hw_value < IWL_RATE_COUNT)
  2381. priv->active_rate |= (1 << rate->hw_value);
  2382. }
  2383. IWL_DEBUG_RATE("Set active_rate = %0x, active_rate_basic = %0x\n",
  2384. priv->active_rate, priv->active_rate_basic);
  2385. /*
  2386. * If a basic rate is configured, then use it (adding IWL_RATE_1M_MASK)
  2387. * otherwise set it to the default of all CCK rates and 6, 12, 24 for
  2388. * OFDM
  2389. */
  2390. if (priv->active_rate_basic & IWL_CCK_BASIC_RATES_MASK)
  2391. priv->staging_rxon.cck_basic_rates =
  2392. ((priv->active_rate_basic &
  2393. IWL_CCK_RATES_MASK) >> IWL_FIRST_CCK_RATE) & 0xF;
  2394. else
  2395. priv->staging_rxon.cck_basic_rates =
  2396. (IWL_CCK_BASIC_RATES_MASK >> IWL_FIRST_CCK_RATE) & 0xF;
  2397. if (priv->active_rate_basic & IWL_OFDM_BASIC_RATES_MASK)
  2398. priv->staging_rxon.ofdm_basic_rates =
  2399. ((priv->active_rate_basic &
  2400. (IWL_OFDM_BASIC_RATES_MASK | IWL_RATE_6M_MASK)) >>
  2401. IWL_FIRST_OFDM_RATE) & 0xFF;
  2402. else
  2403. priv->staging_rxon.ofdm_basic_rates =
  2404. (IWL_OFDM_BASIC_RATES_MASK >> IWL_FIRST_OFDM_RATE) & 0xFF;
  2405. }
  2406. static void iwl4965_radio_kill_sw(struct iwl_priv *priv, int disable_radio)
  2407. {
  2408. unsigned long flags;
  2409. if (!!disable_radio == test_bit(STATUS_RF_KILL_SW, &priv->status))
  2410. return;
  2411. IWL_DEBUG_RF_KILL("Manual SW RF KILL set to: RADIO %s\n",
  2412. disable_radio ? "OFF" : "ON");
  2413. if (disable_radio) {
  2414. iwl4965_scan_cancel(priv);
  2415. /* FIXME: This is a workaround for AP */
  2416. if (priv->iw_mode != IEEE80211_IF_TYPE_AP) {
  2417. spin_lock_irqsave(&priv->lock, flags);
  2418. iwl4965_write32(priv, CSR_UCODE_DRV_GP1_SET,
  2419. CSR_UCODE_SW_BIT_RFKILL);
  2420. spin_unlock_irqrestore(&priv->lock, flags);
  2421. iwl4965_send_card_state(priv, CARD_STATE_CMD_DISABLE, 0);
  2422. set_bit(STATUS_RF_KILL_SW, &priv->status);
  2423. }
  2424. return;
  2425. }
  2426. spin_lock_irqsave(&priv->lock, flags);
  2427. iwl4965_write32(priv, CSR_UCODE_DRV_GP1_CLR, CSR_UCODE_SW_BIT_RFKILL);
  2428. clear_bit(STATUS_RF_KILL_SW, &priv->status);
  2429. spin_unlock_irqrestore(&priv->lock, flags);
  2430. /* wake up ucode */
  2431. msleep(10);
  2432. spin_lock_irqsave(&priv->lock, flags);
  2433. iwl4965_read32(priv, CSR_UCODE_DRV_GP1);
  2434. if (!iwl4965_grab_nic_access(priv))
  2435. iwl4965_release_nic_access(priv);
  2436. spin_unlock_irqrestore(&priv->lock, flags);
  2437. if (test_bit(STATUS_RF_KILL_HW, &priv->status)) {
  2438. IWL_DEBUG_RF_KILL("Can not turn radio back on - "
  2439. "disabled by HW switch\n");
  2440. return;
  2441. }
  2442. queue_work(priv->workqueue, &priv->restart);
  2443. return;
  2444. }
  2445. void iwl4965_set_decrypted_flag(struct iwl_priv *priv, struct sk_buff *skb,
  2446. u32 decrypt_res, struct ieee80211_rx_status *stats)
  2447. {
  2448. u16 fc =
  2449. le16_to_cpu(((struct ieee80211_hdr *)skb->data)->frame_control);
  2450. if (priv->active_rxon.filter_flags & RXON_FILTER_DIS_DECRYPT_MSK)
  2451. return;
  2452. if (!(fc & IEEE80211_FCTL_PROTECTED))
  2453. return;
  2454. IWL_DEBUG_RX("decrypt_res:0x%x\n", decrypt_res);
  2455. switch (decrypt_res & RX_RES_STATUS_SEC_TYPE_MSK) {
  2456. case RX_RES_STATUS_SEC_TYPE_TKIP:
  2457. if ((decrypt_res & RX_RES_STATUS_DECRYPT_TYPE_MSK) ==
  2458. RX_RES_STATUS_BAD_ICV_MIC)
  2459. stats->flag |= RX_FLAG_MMIC_ERROR;
  2460. case RX_RES_STATUS_SEC_TYPE_WEP:
  2461. case RX_RES_STATUS_SEC_TYPE_CCMP:
  2462. if ((decrypt_res & RX_RES_STATUS_DECRYPT_TYPE_MSK) ==
  2463. RX_RES_STATUS_DECRYPT_OK) {
  2464. IWL_DEBUG_RX("hw decrypt successfully!!!\n");
  2465. stats->flag |= RX_FLAG_DECRYPTED;
  2466. }
  2467. break;
  2468. default:
  2469. break;
  2470. }
  2471. }
  2472. #define IWL_PACKET_RETRY_TIME HZ
  2473. int iwl4965_is_duplicate_packet(struct iwl_priv *priv, struct ieee80211_hdr *header)
  2474. {
  2475. u16 sc = le16_to_cpu(header->seq_ctrl);
  2476. u16 seq = (sc & IEEE80211_SCTL_SEQ) >> 4;
  2477. u16 frag = sc & IEEE80211_SCTL_FRAG;
  2478. u16 *last_seq, *last_frag;
  2479. unsigned long *last_time;
  2480. switch (priv->iw_mode) {
  2481. case IEEE80211_IF_TYPE_IBSS:{
  2482. struct list_head *p;
  2483. struct iwl4965_ibss_seq *entry = NULL;
  2484. u8 *mac = header->addr2;
  2485. int index = mac[5] & (IWL_IBSS_MAC_HASH_SIZE - 1);
  2486. __list_for_each(p, &priv->ibss_mac_hash[index]) {
  2487. entry = list_entry(p, struct iwl4965_ibss_seq, list);
  2488. if (!compare_ether_addr(entry->mac, mac))
  2489. break;
  2490. }
  2491. if (p == &priv->ibss_mac_hash[index]) {
  2492. entry = kzalloc(sizeof(*entry), GFP_ATOMIC);
  2493. if (!entry) {
  2494. IWL_ERROR("Cannot malloc new mac entry\n");
  2495. return 0;
  2496. }
  2497. memcpy(entry->mac, mac, ETH_ALEN);
  2498. entry->seq_num = seq;
  2499. entry->frag_num = frag;
  2500. entry->packet_time = jiffies;
  2501. list_add(&entry->list, &priv->ibss_mac_hash[index]);
  2502. return 0;
  2503. }
  2504. last_seq = &entry->seq_num;
  2505. last_frag = &entry->frag_num;
  2506. last_time = &entry->packet_time;
  2507. break;
  2508. }
  2509. case IEEE80211_IF_TYPE_STA:
  2510. last_seq = &priv->last_seq_num;
  2511. last_frag = &priv->last_frag_num;
  2512. last_time = &priv->last_packet_time;
  2513. break;
  2514. default:
  2515. return 0;
  2516. }
  2517. if ((*last_seq == seq) &&
  2518. time_after(*last_time + IWL_PACKET_RETRY_TIME, jiffies)) {
  2519. if (*last_frag == frag)
  2520. goto drop;
  2521. if (*last_frag + 1 != frag)
  2522. /* out-of-order fragment */
  2523. goto drop;
  2524. } else
  2525. *last_seq = seq;
  2526. *last_frag = frag;
  2527. *last_time = jiffies;
  2528. return 0;
  2529. drop:
  2530. return 1;
  2531. }
  2532. #ifdef CONFIG_IWL4965_SPECTRUM_MEASUREMENT
  2533. #include "iwl-spectrum.h"
  2534. #define BEACON_TIME_MASK_LOW 0x00FFFFFF
  2535. #define BEACON_TIME_MASK_HIGH 0xFF000000
  2536. #define TIME_UNIT 1024
  2537. /*
  2538. * extended beacon time format
  2539. * time in usec will be changed into a 32-bit value in 8:24 format
  2540. * the high 1 byte is the beacon counts
  2541. * the lower 3 bytes is the time in usec within one beacon interval
  2542. */
  2543. static u32 iwl4965_usecs_to_beacons(u32 usec, u32 beacon_interval)
  2544. {
  2545. u32 quot;
  2546. u32 rem;
  2547. u32 interval = beacon_interval * 1024;
  2548. if (!interval || !usec)
  2549. return 0;
  2550. quot = (usec / interval) & (BEACON_TIME_MASK_HIGH >> 24);
  2551. rem = (usec % interval) & BEACON_TIME_MASK_LOW;
  2552. return (quot << 24) + rem;
  2553. }
  2554. /* base is usually what we get from ucode with each received frame,
  2555. * the same as HW timer counter counting down
  2556. */
  2557. static __le32 iwl4965_add_beacon_time(u32 base, u32 addon, u32 beacon_interval)
  2558. {
  2559. u32 base_low = base & BEACON_TIME_MASK_LOW;
  2560. u32 addon_low = addon & BEACON_TIME_MASK_LOW;
  2561. u32 interval = beacon_interval * TIME_UNIT;
  2562. u32 res = (base & BEACON_TIME_MASK_HIGH) +
  2563. (addon & BEACON_TIME_MASK_HIGH);
  2564. if (base_low > addon_low)
  2565. res += base_low - addon_low;
  2566. else if (base_low < addon_low) {
  2567. res += interval + base_low - addon_low;
  2568. res += (1 << 24);
  2569. } else
  2570. res += (1 << 24);
  2571. return cpu_to_le32(res);
  2572. }
  2573. static int iwl4965_get_measurement(struct iwl_priv *priv,
  2574. struct ieee80211_measurement_params *params,
  2575. u8 type)
  2576. {
  2577. struct iwl4965_spectrum_cmd spectrum;
  2578. struct iwl4965_rx_packet *res;
  2579. struct iwl4965_host_cmd cmd = {
  2580. .id = REPLY_SPECTRUM_MEASUREMENT_CMD,
  2581. .data = (void *)&spectrum,
  2582. .meta.flags = CMD_WANT_SKB,
  2583. };
  2584. u32 add_time = le64_to_cpu(params->start_time);
  2585. int rc;
  2586. int spectrum_resp_status;
  2587. int duration = le16_to_cpu(params->duration);
  2588. if (iwl4965_is_associated(priv))
  2589. add_time =
  2590. iwl4965_usecs_to_beacons(
  2591. le64_to_cpu(params->start_time) - priv->last_tsf,
  2592. le16_to_cpu(priv->rxon_timing.beacon_interval));
  2593. memset(&spectrum, 0, sizeof(spectrum));
  2594. spectrum.channel_count = cpu_to_le16(1);
  2595. spectrum.flags =
  2596. RXON_FLG_TSF2HOST_MSK | RXON_FLG_ANT_A_MSK | RXON_FLG_DIS_DIV_MSK;
  2597. spectrum.filter_flags = MEASUREMENT_FILTER_FLAG;
  2598. cmd.len = sizeof(spectrum);
  2599. spectrum.len = cpu_to_le16(cmd.len - sizeof(spectrum.len));
  2600. if (iwl4965_is_associated(priv))
  2601. spectrum.start_time =
  2602. iwl4965_add_beacon_time(priv->last_beacon_time,
  2603. add_time,
  2604. le16_to_cpu(priv->rxon_timing.beacon_interval));
  2605. else
  2606. spectrum.start_time = 0;
  2607. spectrum.channels[0].duration = cpu_to_le32(duration * TIME_UNIT);
  2608. spectrum.channels[0].channel = params->channel;
  2609. spectrum.channels[0].type = type;
  2610. if (priv->active_rxon.flags & RXON_FLG_BAND_24G_MSK)
  2611. spectrum.flags |= RXON_FLG_BAND_24G_MSK |
  2612. RXON_FLG_AUTO_DETECT_MSK | RXON_FLG_TGG_PROTECT_MSK;
  2613. rc = iwl4965_send_cmd_sync(priv, &cmd);
  2614. if (rc)
  2615. return rc;
  2616. res = (struct iwl4965_rx_packet *)cmd.meta.u.skb->data;
  2617. if (res->hdr.flags & IWL_CMD_FAILED_MSK) {
  2618. IWL_ERROR("Bad return from REPLY_RX_ON_ASSOC command\n");
  2619. rc = -EIO;
  2620. }
  2621. spectrum_resp_status = le16_to_cpu(res->u.spectrum.status);
  2622. switch (spectrum_resp_status) {
  2623. case 0: /* Command will be handled */
  2624. if (res->u.spectrum.id != 0xff) {
  2625. IWL_DEBUG_INFO
  2626. ("Replaced existing measurement: %d\n",
  2627. res->u.spectrum.id);
  2628. priv->measurement_status &= ~MEASUREMENT_READY;
  2629. }
  2630. priv->measurement_status |= MEASUREMENT_ACTIVE;
  2631. rc = 0;
  2632. break;
  2633. case 1: /* Command will not be handled */
  2634. rc = -EAGAIN;
  2635. break;
  2636. }
  2637. dev_kfree_skb_any(cmd.meta.u.skb);
  2638. return rc;
  2639. }
  2640. #endif
  2641. static void iwl4965_txstatus_to_ieee(struct iwl_priv *priv,
  2642. struct iwl4965_tx_info *tx_sta)
  2643. {
  2644. tx_sta->status.ack_signal = 0;
  2645. tx_sta->status.excessive_retries = 0;
  2646. tx_sta->status.queue_length = 0;
  2647. tx_sta->status.queue_number = 0;
  2648. if (in_interrupt())
  2649. ieee80211_tx_status_irqsafe(priv->hw,
  2650. tx_sta->skb[0], &(tx_sta->status));
  2651. else
  2652. ieee80211_tx_status(priv->hw,
  2653. tx_sta->skb[0], &(tx_sta->status));
  2654. tx_sta->skb[0] = NULL;
  2655. }
  2656. /**
  2657. * iwl4965_tx_queue_reclaim - Reclaim Tx queue entries already Tx'd
  2658. *
  2659. * When FW advances 'R' index, all entries between old and new 'R' index
  2660. * need to be reclaimed. As result, some free space forms. If there is
  2661. * enough free space (> low mark), wake the stack that feeds us.
  2662. */
  2663. int iwl4965_tx_queue_reclaim(struct iwl_priv *priv, int txq_id, int index)
  2664. {
  2665. struct iwl4965_tx_queue *txq = &priv->txq[txq_id];
  2666. struct iwl4965_queue *q = &txq->q;
  2667. int nfreed = 0;
  2668. if ((index >= q->n_bd) || (x2_queue_used(q, index) == 0)) {
  2669. IWL_ERROR("Read index for DMA queue txq id (%d), index %d, "
  2670. "is out of range [0-%d] %d %d.\n", txq_id,
  2671. index, q->n_bd, q->write_ptr, q->read_ptr);
  2672. return 0;
  2673. }
  2674. for (index = iwl_queue_inc_wrap(index, q->n_bd);
  2675. q->read_ptr != index;
  2676. q->read_ptr = iwl_queue_inc_wrap(q->read_ptr, q->n_bd)) {
  2677. if (txq_id != IWL_CMD_QUEUE_NUM) {
  2678. iwl4965_txstatus_to_ieee(priv,
  2679. &(txq->txb[txq->q.read_ptr]));
  2680. iwl4965_hw_txq_free_tfd(priv, txq);
  2681. } else if (nfreed > 1) {
  2682. IWL_ERROR("HCMD skipped: index (%d) %d %d\n", index,
  2683. q->write_ptr, q->read_ptr);
  2684. queue_work(priv->workqueue, &priv->restart);
  2685. }
  2686. nfreed++;
  2687. }
  2688. /* if (iwl4965_queue_space(q) > q->low_mark && (txq_id >= 0) &&
  2689. (txq_id != IWL_CMD_QUEUE_NUM) &&
  2690. priv->mac80211_registered)
  2691. ieee80211_wake_queue(priv->hw, txq_id); */
  2692. return nfreed;
  2693. }
  2694. static int iwl4965_is_tx_success(u32 status)
  2695. {
  2696. status &= TX_STATUS_MSK;
  2697. return (status == TX_STATUS_SUCCESS)
  2698. || (status == TX_STATUS_DIRECT_DONE);
  2699. }
  2700. /******************************************************************************
  2701. *
  2702. * Generic RX handler implementations
  2703. *
  2704. ******************************************************************************/
  2705. #ifdef CONFIG_IWL4965_HT
  2706. static inline int iwl4965_get_ra_sta_id(struct iwl_priv *priv,
  2707. struct ieee80211_hdr *hdr)
  2708. {
  2709. if (priv->iw_mode == IEEE80211_IF_TYPE_STA)
  2710. return IWL_AP_ID;
  2711. else {
  2712. u8 *da = ieee80211_get_DA(hdr);
  2713. return iwl4965_hw_find_station(priv, da);
  2714. }
  2715. }
  2716. static struct ieee80211_hdr *iwl4965_tx_queue_get_hdr(
  2717. struct iwl_priv *priv, int txq_id, int idx)
  2718. {
  2719. if (priv->txq[txq_id].txb[idx].skb[0])
  2720. return (struct ieee80211_hdr *)priv->txq[txq_id].
  2721. txb[idx].skb[0]->data;
  2722. return NULL;
  2723. }
  2724. static inline u32 iwl4965_get_scd_ssn(struct iwl4965_tx_resp *tx_resp)
  2725. {
  2726. __le32 *scd_ssn = (__le32 *)((u32 *)&tx_resp->status +
  2727. tx_resp->frame_count);
  2728. return le32_to_cpu(*scd_ssn) & MAX_SN;
  2729. }
  2730. /**
  2731. * iwl4965_tx_status_reply_tx - Handle Tx rspnse for frames in aggregation queue
  2732. */
  2733. static int iwl4965_tx_status_reply_tx(struct iwl_priv *priv,
  2734. struct iwl4965_ht_agg *agg,
  2735. struct iwl4965_tx_resp_agg *tx_resp,
  2736. u16 start_idx)
  2737. {
  2738. u16 status;
  2739. struct agg_tx_status *frame_status = &tx_resp->status;
  2740. struct ieee80211_tx_status *tx_status = NULL;
  2741. struct ieee80211_hdr *hdr = NULL;
  2742. int i, sh;
  2743. int txq_id, idx;
  2744. u16 seq;
  2745. if (agg->wait_for_ba)
  2746. IWL_DEBUG_TX_REPLY("got tx response w/o block-ack\n");
  2747. agg->frame_count = tx_resp->frame_count;
  2748. agg->start_idx = start_idx;
  2749. agg->rate_n_flags = le32_to_cpu(tx_resp->rate_n_flags);
  2750. agg->bitmap = 0;
  2751. /* # frames attempted by Tx command */
  2752. if (agg->frame_count == 1) {
  2753. /* Only one frame was attempted; no block-ack will arrive */
  2754. status = le16_to_cpu(frame_status[0].status);
  2755. seq = le16_to_cpu(frame_status[0].sequence);
  2756. idx = SEQ_TO_INDEX(seq);
  2757. txq_id = SEQ_TO_QUEUE(seq);
  2758. /* FIXME: code repetition */
  2759. IWL_DEBUG_TX_REPLY("FrameCnt = %d, StartIdx=%d idx=%d\n",
  2760. agg->frame_count, agg->start_idx, idx);
  2761. tx_status = &(priv->txq[txq_id].txb[idx].status);
  2762. tx_status->retry_count = tx_resp->failure_frame;
  2763. tx_status->queue_number = status & 0xff;
  2764. tx_status->queue_length = tx_resp->failure_rts;
  2765. tx_status->control.flags &= ~IEEE80211_TXCTL_AMPDU;
  2766. tx_status->flags = iwl4965_is_tx_success(status)?
  2767. IEEE80211_TX_STATUS_ACK : 0;
  2768. iwl4965_hwrate_to_tx_control(priv,
  2769. le32_to_cpu(tx_resp->rate_n_flags),
  2770. &tx_status->control);
  2771. /* FIXME: code repetition end */
  2772. IWL_DEBUG_TX_REPLY("1 Frame 0x%x failure :%d\n",
  2773. status & 0xff, tx_resp->failure_frame);
  2774. IWL_DEBUG_TX_REPLY("Rate Info rate_n_flags=%x\n",
  2775. iwl4965_hw_get_rate_n_flags(tx_resp->rate_n_flags));
  2776. agg->wait_for_ba = 0;
  2777. } else {
  2778. /* Two or more frames were attempted; expect block-ack */
  2779. u64 bitmap = 0;
  2780. int start = agg->start_idx;
  2781. /* Construct bit-map of pending frames within Tx window */
  2782. for (i = 0; i < agg->frame_count; i++) {
  2783. u16 sc;
  2784. status = le16_to_cpu(frame_status[i].status);
  2785. seq = le16_to_cpu(frame_status[i].sequence);
  2786. idx = SEQ_TO_INDEX(seq);
  2787. txq_id = SEQ_TO_QUEUE(seq);
  2788. if (status & (AGG_TX_STATE_FEW_BYTES_MSK |
  2789. AGG_TX_STATE_ABORT_MSK))
  2790. continue;
  2791. IWL_DEBUG_TX_REPLY("FrameCnt = %d, txq_id=%d idx=%d\n",
  2792. agg->frame_count, txq_id, idx);
  2793. hdr = iwl4965_tx_queue_get_hdr(priv, txq_id, idx);
  2794. sc = le16_to_cpu(hdr->seq_ctrl);
  2795. if (idx != (SEQ_TO_SN(sc) & 0xff)) {
  2796. IWL_ERROR("BUG_ON idx doesn't match seq control"
  2797. " idx=%d, seq_idx=%d, seq=%d\n",
  2798. idx, SEQ_TO_SN(sc),
  2799. hdr->seq_ctrl);
  2800. return -1;
  2801. }
  2802. IWL_DEBUG_TX_REPLY("AGG Frame i=%d idx %d seq=%d\n",
  2803. i, idx, SEQ_TO_SN(sc));
  2804. sh = idx - start;
  2805. if (sh > 64) {
  2806. sh = (start - idx) + 0xff;
  2807. bitmap = bitmap << sh;
  2808. sh = 0;
  2809. start = idx;
  2810. } else if (sh < -64)
  2811. sh = 0xff - (start - idx);
  2812. else if (sh < 0) {
  2813. sh = start - idx;
  2814. start = idx;
  2815. bitmap = bitmap << sh;
  2816. sh = 0;
  2817. }
  2818. bitmap |= (1 << sh);
  2819. IWL_DEBUG_TX_REPLY("start=%d bitmap=0x%x\n",
  2820. start, (u32)(bitmap & 0xFFFFFFFF));
  2821. }
  2822. agg->bitmap = bitmap;
  2823. agg->start_idx = start;
  2824. agg->rate_n_flags = le32_to_cpu(tx_resp->rate_n_flags);
  2825. IWL_DEBUG_TX_REPLY("Frames %d start_idx=%d bitmap=0x%llx\n",
  2826. agg->frame_count, agg->start_idx,
  2827. agg->bitmap);
  2828. if (bitmap)
  2829. agg->wait_for_ba = 1;
  2830. }
  2831. return 0;
  2832. }
  2833. #endif
  2834. /**
  2835. * iwl4965_rx_reply_tx - Handle standard (non-aggregation) Tx response
  2836. */
  2837. static void iwl4965_rx_reply_tx(struct iwl_priv *priv,
  2838. struct iwl4965_rx_mem_buffer *rxb)
  2839. {
  2840. struct iwl4965_rx_packet *pkt = (void *)rxb->skb->data;
  2841. u16 sequence = le16_to_cpu(pkt->hdr.sequence);
  2842. int txq_id = SEQ_TO_QUEUE(sequence);
  2843. int index = SEQ_TO_INDEX(sequence);
  2844. struct iwl4965_tx_queue *txq = &priv->txq[txq_id];
  2845. struct ieee80211_tx_status *tx_status;
  2846. struct iwl4965_tx_resp *tx_resp = (void *)&pkt->u.raw[0];
  2847. u32 status = le32_to_cpu(tx_resp->status);
  2848. #ifdef CONFIG_IWL4965_HT
  2849. int tid = MAX_TID_COUNT, sta_id = IWL_INVALID_STATION;
  2850. struct ieee80211_hdr *hdr;
  2851. __le16 *qc;
  2852. #endif
  2853. if ((index >= txq->q.n_bd) || (x2_queue_used(&txq->q, index) == 0)) {
  2854. IWL_ERROR("Read index for DMA queue txq_id (%d) index %d "
  2855. "is out of range [0-%d] %d %d\n", txq_id,
  2856. index, txq->q.n_bd, txq->q.write_ptr,
  2857. txq->q.read_ptr);
  2858. return;
  2859. }
  2860. #ifdef CONFIG_IWL4965_HT
  2861. hdr = iwl4965_tx_queue_get_hdr(priv, txq_id, index);
  2862. qc = ieee80211_get_qos_ctrl(hdr);
  2863. if (qc)
  2864. tid = le16_to_cpu(*qc) & 0xf;
  2865. sta_id = iwl4965_get_ra_sta_id(priv, hdr);
  2866. if (txq->sched_retry && unlikely(sta_id == IWL_INVALID_STATION)) {
  2867. IWL_ERROR("Station not known\n");
  2868. return;
  2869. }
  2870. if (txq->sched_retry) {
  2871. const u32 scd_ssn = iwl4965_get_scd_ssn(tx_resp);
  2872. struct iwl4965_ht_agg *agg = NULL;
  2873. if (!qc)
  2874. return;
  2875. agg = &priv->stations[sta_id].tid[tid].agg;
  2876. iwl4965_tx_status_reply_tx(priv, agg,
  2877. (struct iwl4965_tx_resp_agg *)tx_resp, index);
  2878. if ((tx_resp->frame_count == 1) &&
  2879. !iwl4965_is_tx_success(status)) {
  2880. /* TODO: send BAR */
  2881. }
  2882. if (txq->q.read_ptr != (scd_ssn & 0xff)) {
  2883. int freed;
  2884. index = iwl_queue_dec_wrap(scd_ssn & 0xff, txq->q.n_bd);
  2885. IWL_DEBUG_TX_REPLY("Retry scheduler reclaim scd_ssn "
  2886. "%d index %d\n", scd_ssn , index);
  2887. freed = iwl4965_tx_queue_reclaim(priv, txq_id, index);
  2888. priv->stations[sta_id].tid[tid].tfds_in_queue -= freed;
  2889. if (iwl4965_queue_space(&txq->q) > txq->q.low_mark &&
  2890. txq_id >= 0 && priv->mac80211_registered &&
  2891. agg->state != IWL_EMPTYING_HW_QUEUE_DELBA)
  2892. ieee80211_wake_queue(priv->hw, txq_id);
  2893. iwl4965_check_empty_hw_queue(priv, sta_id, tid, txq_id);
  2894. }
  2895. } else {
  2896. #endif /* CONFIG_IWL4965_HT */
  2897. tx_status = &(txq->txb[txq->q.read_ptr].status);
  2898. tx_status->retry_count = tx_resp->failure_frame;
  2899. tx_status->queue_number = status;
  2900. tx_status->queue_length = tx_resp->bt_kill_count;
  2901. tx_status->queue_length |= tx_resp->failure_rts;
  2902. tx_status->flags =
  2903. iwl4965_is_tx_success(status) ? IEEE80211_TX_STATUS_ACK : 0;
  2904. iwl4965_hwrate_to_tx_control(priv, le32_to_cpu(tx_resp->rate_n_flags),
  2905. &tx_status->control);
  2906. IWL_DEBUG_TX("Tx queue %d Status %s (0x%08x) rate_n_flags 0x%x "
  2907. "retries %d\n", txq_id, iwl4965_get_tx_fail_reason(status),
  2908. status, le32_to_cpu(tx_resp->rate_n_flags),
  2909. tx_resp->failure_frame);
  2910. IWL_DEBUG_TX_REPLY("Tx queue reclaim %d\n", index);
  2911. if (index != -1) {
  2912. int freed = iwl4965_tx_queue_reclaim(priv, txq_id, index);
  2913. #ifdef CONFIG_IWL4965_HT
  2914. if (tid != MAX_TID_COUNT)
  2915. priv->stations[sta_id].tid[tid].tfds_in_queue -= freed;
  2916. if (iwl4965_queue_space(&txq->q) > txq->q.low_mark &&
  2917. (txq_id >= 0) &&
  2918. priv->mac80211_registered)
  2919. ieee80211_wake_queue(priv->hw, txq_id);
  2920. if (tid != MAX_TID_COUNT)
  2921. iwl4965_check_empty_hw_queue(priv, sta_id, tid, txq_id);
  2922. #endif
  2923. }
  2924. #ifdef CONFIG_IWL4965_HT
  2925. }
  2926. #endif /* CONFIG_IWL4965_HT */
  2927. if (iwl_check_bits(status, TX_ABORT_REQUIRED_MSK))
  2928. IWL_ERROR("TODO: Implement Tx ABORT REQUIRED!!!\n");
  2929. }
  2930. static void iwl4965_rx_reply_alive(struct iwl_priv *priv,
  2931. struct iwl4965_rx_mem_buffer *rxb)
  2932. {
  2933. struct iwl4965_rx_packet *pkt = (void *)rxb->skb->data;
  2934. struct iwl4965_alive_resp *palive;
  2935. struct delayed_work *pwork;
  2936. palive = &pkt->u.alive_frame;
  2937. IWL_DEBUG_INFO("Alive ucode status 0x%08X revision "
  2938. "0x%01X 0x%01X\n",
  2939. palive->is_valid, palive->ver_type,
  2940. palive->ver_subtype);
  2941. if (palive->ver_subtype == INITIALIZE_SUBTYPE) {
  2942. IWL_DEBUG_INFO("Initialization Alive received.\n");
  2943. memcpy(&priv->card_alive_init,
  2944. &pkt->u.alive_frame,
  2945. sizeof(struct iwl4965_init_alive_resp));
  2946. pwork = &priv->init_alive_start;
  2947. } else {
  2948. IWL_DEBUG_INFO("Runtime Alive received.\n");
  2949. memcpy(&priv->card_alive, &pkt->u.alive_frame,
  2950. sizeof(struct iwl4965_alive_resp));
  2951. pwork = &priv->alive_start;
  2952. }
  2953. /* We delay the ALIVE response by 5ms to
  2954. * give the HW RF Kill time to activate... */
  2955. if (palive->is_valid == UCODE_VALID_OK)
  2956. queue_delayed_work(priv->workqueue, pwork,
  2957. msecs_to_jiffies(5));
  2958. else
  2959. IWL_WARNING("uCode did not respond OK.\n");
  2960. }
  2961. static void iwl4965_rx_reply_add_sta(struct iwl_priv *priv,
  2962. struct iwl4965_rx_mem_buffer *rxb)
  2963. {
  2964. struct iwl4965_rx_packet *pkt = (void *)rxb->skb->data;
  2965. IWL_DEBUG_RX("Received REPLY_ADD_STA: 0x%02X\n", pkt->u.status);
  2966. return;
  2967. }
  2968. static void iwl4965_rx_reply_error(struct iwl_priv *priv,
  2969. struct iwl4965_rx_mem_buffer *rxb)
  2970. {
  2971. struct iwl4965_rx_packet *pkt = (void *)rxb->skb->data;
  2972. IWL_ERROR("Error Reply type 0x%08X cmd %s (0x%02X) "
  2973. "seq 0x%04X ser 0x%08X\n",
  2974. le32_to_cpu(pkt->u.err_resp.error_type),
  2975. get_cmd_string(pkt->u.err_resp.cmd_id),
  2976. pkt->u.err_resp.cmd_id,
  2977. le16_to_cpu(pkt->u.err_resp.bad_cmd_seq_num),
  2978. le32_to_cpu(pkt->u.err_resp.error_info));
  2979. }
  2980. #define TX_STATUS_ENTRY(x) case TX_STATUS_FAIL_ ## x: return #x
  2981. static void iwl4965_rx_csa(struct iwl_priv *priv, struct iwl4965_rx_mem_buffer *rxb)
  2982. {
  2983. struct iwl4965_rx_packet *pkt = (void *)rxb->skb->data;
  2984. struct iwl4965_rxon_cmd *rxon = (void *)&priv->active_rxon;
  2985. struct iwl4965_csa_notification *csa = &(pkt->u.csa_notif);
  2986. IWL_DEBUG_11H("CSA notif: channel %d, status %d\n",
  2987. le16_to_cpu(csa->channel), le32_to_cpu(csa->status));
  2988. rxon->channel = csa->channel;
  2989. priv->staging_rxon.channel = csa->channel;
  2990. }
  2991. static void iwl4965_rx_spectrum_measure_notif(struct iwl_priv *priv,
  2992. struct iwl4965_rx_mem_buffer *rxb)
  2993. {
  2994. #ifdef CONFIG_IWL4965_SPECTRUM_MEASUREMENT
  2995. struct iwl4965_rx_packet *pkt = (void *)rxb->skb->data;
  2996. struct iwl4965_spectrum_notification *report = &(pkt->u.spectrum_notif);
  2997. if (!report->state) {
  2998. IWL_DEBUG(IWL_DL_11H | IWL_DL_INFO,
  2999. "Spectrum Measure Notification: Start\n");
  3000. return;
  3001. }
  3002. memcpy(&priv->measure_report, report, sizeof(*report));
  3003. priv->measurement_status |= MEASUREMENT_READY;
  3004. #endif
  3005. }
  3006. static void iwl4965_rx_pm_sleep_notif(struct iwl_priv *priv,
  3007. struct iwl4965_rx_mem_buffer *rxb)
  3008. {
  3009. #ifdef CONFIG_IWLWIFI_DEBUG
  3010. struct iwl4965_rx_packet *pkt = (void *)rxb->skb->data;
  3011. struct iwl4965_sleep_notification *sleep = &(pkt->u.sleep_notif);
  3012. IWL_DEBUG_RX("sleep mode: %d, src: %d\n",
  3013. sleep->pm_sleep_mode, sleep->pm_wakeup_src);
  3014. #endif
  3015. }
  3016. static void iwl4965_rx_pm_debug_statistics_notif(struct iwl_priv *priv,
  3017. struct iwl4965_rx_mem_buffer *rxb)
  3018. {
  3019. struct iwl4965_rx_packet *pkt = (void *)rxb->skb->data;
  3020. IWL_DEBUG_RADIO("Dumping %d bytes of unhandled "
  3021. "notification for %s:\n",
  3022. le32_to_cpu(pkt->len), get_cmd_string(pkt->hdr.cmd));
  3023. iwl_print_hex_dump(IWL_DL_RADIO, pkt->u.raw, le32_to_cpu(pkt->len));
  3024. }
  3025. static void iwl4965_bg_beacon_update(struct work_struct *work)
  3026. {
  3027. struct iwl_priv *priv =
  3028. container_of(work, struct iwl_priv, beacon_update);
  3029. struct sk_buff *beacon;
  3030. /* Pull updated AP beacon from mac80211. will fail if not in AP mode */
  3031. beacon = ieee80211_beacon_get(priv->hw, priv->vif, NULL);
  3032. if (!beacon) {
  3033. IWL_ERROR("update beacon failed\n");
  3034. return;
  3035. }
  3036. mutex_lock(&priv->mutex);
  3037. /* new beacon skb is allocated every time; dispose previous.*/
  3038. if (priv->ibss_beacon)
  3039. dev_kfree_skb(priv->ibss_beacon);
  3040. priv->ibss_beacon = beacon;
  3041. mutex_unlock(&priv->mutex);
  3042. iwl4965_send_beacon_cmd(priv);
  3043. }
  3044. static void iwl4965_rx_beacon_notif(struct iwl_priv *priv,
  3045. struct iwl4965_rx_mem_buffer *rxb)
  3046. {
  3047. #ifdef CONFIG_IWLWIFI_DEBUG
  3048. struct iwl4965_rx_packet *pkt = (void *)rxb->skb->data;
  3049. struct iwl4965_beacon_notif *beacon = &(pkt->u.beacon_status);
  3050. u8 rate = iwl4965_hw_get_rate(beacon->beacon_notify_hdr.rate_n_flags);
  3051. IWL_DEBUG_RX("beacon status %x retries %d iss %d "
  3052. "tsf %d %d rate %d\n",
  3053. le32_to_cpu(beacon->beacon_notify_hdr.status) & TX_STATUS_MSK,
  3054. beacon->beacon_notify_hdr.failure_frame,
  3055. le32_to_cpu(beacon->ibss_mgr_status),
  3056. le32_to_cpu(beacon->high_tsf),
  3057. le32_to_cpu(beacon->low_tsf), rate);
  3058. #endif
  3059. if ((priv->iw_mode == IEEE80211_IF_TYPE_AP) &&
  3060. (!test_bit(STATUS_EXIT_PENDING, &priv->status)))
  3061. queue_work(priv->workqueue, &priv->beacon_update);
  3062. }
  3063. /* Service response to REPLY_SCAN_CMD (0x80) */
  3064. static void iwl4965_rx_reply_scan(struct iwl_priv *priv,
  3065. struct iwl4965_rx_mem_buffer *rxb)
  3066. {
  3067. #ifdef CONFIG_IWLWIFI_DEBUG
  3068. struct iwl4965_rx_packet *pkt = (void *)rxb->skb->data;
  3069. struct iwl4965_scanreq_notification *notif =
  3070. (struct iwl4965_scanreq_notification *)pkt->u.raw;
  3071. IWL_DEBUG_RX("Scan request status = 0x%x\n", notif->status);
  3072. #endif
  3073. }
  3074. /* Service SCAN_START_NOTIFICATION (0x82) */
  3075. static void iwl4965_rx_scan_start_notif(struct iwl_priv *priv,
  3076. struct iwl4965_rx_mem_buffer *rxb)
  3077. {
  3078. struct iwl4965_rx_packet *pkt = (void *)rxb->skb->data;
  3079. struct iwl4965_scanstart_notification *notif =
  3080. (struct iwl4965_scanstart_notification *)pkt->u.raw;
  3081. priv->scan_start_tsf = le32_to_cpu(notif->tsf_low);
  3082. IWL_DEBUG_SCAN("Scan start: "
  3083. "%d [802.11%s] "
  3084. "(TSF: 0x%08X:%08X) - %d (beacon timer %u)\n",
  3085. notif->channel,
  3086. notif->band ? "bg" : "a",
  3087. notif->tsf_high,
  3088. notif->tsf_low, notif->status, notif->beacon_timer);
  3089. }
  3090. /* Service SCAN_RESULTS_NOTIFICATION (0x83) */
  3091. static void iwl4965_rx_scan_results_notif(struct iwl_priv *priv,
  3092. struct iwl4965_rx_mem_buffer *rxb)
  3093. {
  3094. struct iwl4965_rx_packet *pkt = (void *)rxb->skb->data;
  3095. struct iwl4965_scanresults_notification *notif =
  3096. (struct iwl4965_scanresults_notification *)pkt->u.raw;
  3097. IWL_DEBUG_SCAN("Scan ch.res: "
  3098. "%d [802.11%s] "
  3099. "(TSF: 0x%08X:%08X) - %d "
  3100. "elapsed=%lu usec (%dms since last)\n",
  3101. notif->channel,
  3102. notif->band ? "bg" : "a",
  3103. le32_to_cpu(notif->tsf_high),
  3104. le32_to_cpu(notif->tsf_low),
  3105. le32_to_cpu(notif->statistics[0]),
  3106. le32_to_cpu(notif->tsf_low) - priv->scan_start_tsf,
  3107. jiffies_to_msecs(elapsed_jiffies
  3108. (priv->last_scan_jiffies, jiffies)));
  3109. priv->last_scan_jiffies = jiffies;
  3110. priv->next_scan_jiffies = 0;
  3111. }
  3112. /* Service SCAN_COMPLETE_NOTIFICATION (0x84) */
  3113. static void iwl4965_rx_scan_complete_notif(struct iwl_priv *priv,
  3114. struct iwl4965_rx_mem_buffer *rxb)
  3115. {
  3116. struct iwl4965_rx_packet *pkt = (void *)rxb->skb->data;
  3117. struct iwl4965_scancomplete_notification *scan_notif = (void *)pkt->u.raw;
  3118. IWL_DEBUG_SCAN("Scan complete: %d channels (TSF 0x%08X:%08X) - %d\n",
  3119. scan_notif->scanned_channels,
  3120. scan_notif->tsf_low,
  3121. scan_notif->tsf_high, scan_notif->status);
  3122. /* The HW is no longer scanning */
  3123. clear_bit(STATUS_SCAN_HW, &priv->status);
  3124. /* The scan completion notification came in, so kill that timer... */
  3125. cancel_delayed_work(&priv->scan_check);
  3126. IWL_DEBUG_INFO("Scan pass on %sGHz took %dms\n",
  3127. (priv->scan_bands == 2) ? "2.4" : "5.2",
  3128. jiffies_to_msecs(elapsed_jiffies
  3129. (priv->scan_pass_start, jiffies)));
  3130. /* Remove this scanned band from the list
  3131. * of pending bands to scan */
  3132. priv->scan_bands--;
  3133. /* If a request to abort was given, or the scan did not succeed
  3134. * then we reset the scan state machine and terminate,
  3135. * re-queuing another scan if one has been requested */
  3136. if (test_bit(STATUS_SCAN_ABORTING, &priv->status)) {
  3137. IWL_DEBUG_INFO("Aborted scan completed.\n");
  3138. clear_bit(STATUS_SCAN_ABORTING, &priv->status);
  3139. } else {
  3140. /* If there are more bands on this scan pass reschedule */
  3141. if (priv->scan_bands > 0)
  3142. goto reschedule;
  3143. }
  3144. priv->last_scan_jiffies = jiffies;
  3145. priv->next_scan_jiffies = 0;
  3146. IWL_DEBUG_INFO("Setting scan to off\n");
  3147. clear_bit(STATUS_SCANNING, &priv->status);
  3148. IWL_DEBUG_INFO("Scan took %dms\n",
  3149. jiffies_to_msecs(elapsed_jiffies(priv->scan_start, jiffies)));
  3150. queue_work(priv->workqueue, &priv->scan_completed);
  3151. return;
  3152. reschedule:
  3153. priv->scan_pass_start = jiffies;
  3154. queue_work(priv->workqueue, &priv->request_scan);
  3155. }
  3156. /* Handle notification from uCode that card's power state is changing
  3157. * due to software, hardware, or critical temperature RFKILL */
  3158. static void iwl4965_rx_card_state_notif(struct iwl_priv *priv,
  3159. struct iwl4965_rx_mem_buffer *rxb)
  3160. {
  3161. struct iwl4965_rx_packet *pkt = (void *)rxb->skb->data;
  3162. u32 flags = le32_to_cpu(pkt->u.card_state_notif.flags);
  3163. unsigned long status = priv->status;
  3164. IWL_DEBUG_RF_KILL("Card state received: HW:%s SW:%s\n",
  3165. (flags & HW_CARD_DISABLED) ? "Kill" : "On",
  3166. (flags & SW_CARD_DISABLED) ? "Kill" : "On");
  3167. if (flags & (SW_CARD_DISABLED | HW_CARD_DISABLED |
  3168. RF_CARD_DISABLED)) {
  3169. iwl4965_write32(priv, CSR_UCODE_DRV_GP1_SET,
  3170. CSR_UCODE_DRV_GP1_BIT_CMD_BLOCKED);
  3171. if (!iwl4965_grab_nic_access(priv)) {
  3172. iwl4965_write_direct32(
  3173. priv, HBUS_TARG_MBX_C,
  3174. HBUS_TARG_MBX_C_REG_BIT_CMD_BLOCKED);
  3175. iwl4965_release_nic_access(priv);
  3176. }
  3177. if (!(flags & RXON_CARD_DISABLED)) {
  3178. iwl4965_write32(priv, CSR_UCODE_DRV_GP1_CLR,
  3179. CSR_UCODE_DRV_GP1_BIT_CMD_BLOCKED);
  3180. if (!iwl4965_grab_nic_access(priv)) {
  3181. iwl4965_write_direct32(
  3182. priv, HBUS_TARG_MBX_C,
  3183. HBUS_TARG_MBX_C_REG_BIT_CMD_BLOCKED);
  3184. iwl4965_release_nic_access(priv);
  3185. }
  3186. }
  3187. if (flags & RF_CARD_DISABLED) {
  3188. iwl4965_write32(priv, CSR_UCODE_DRV_GP1_SET,
  3189. CSR_UCODE_DRV_GP1_REG_BIT_CT_KILL_EXIT);
  3190. iwl4965_read32(priv, CSR_UCODE_DRV_GP1);
  3191. if (!iwl4965_grab_nic_access(priv))
  3192. iwl4965_release_nic_access(priv);
  3193. }
  3194. }
  3195. if (flags & HW_CARD_DISABLED)
  3196. set_bit(STATUS_RF_KILL_HW, &priv->status);
  3197. else
  3198. clear_bit(STATUS_RF_KILL_HW, &priv->status);
  3199. if (flags & SW_CARD_DISABLED)
  3200. set_bit(STATUS_RF_KILL_SW, &priv->status);
  3201. else
  3202. clear_bit(STATUS_RF_KILL_SW, &priv->status);
  3203. if (!(flags & RXON_CARD_DISABLED))
  3204. iwl4965_scan_cancel(priv);
  3205. if ((test_bit(STATUS_RF_KILL_HW, &status) !=
  3206. test_bit(STATUS_RF_KILL_HW, &priv->status)) ||
  3207. (test_bit(STATUS_RF_KILL_SW, &status) !=
  3208. test_bit(STATUS_RF_KILL_SW, &priv->status)))
  3209. queue_work(priv->workqueue, &priv->rf_kill);
  3210. else
  3211. wake_up_interruptible(&priv->wait_command_queue);
  3212. }
  3213. /**
  3214. * iwl4965_setup_rx_handlers - Initialize Rx handler callbacks
  3215. *
  3216. * Setup the RX handlers for each of the reply types sent from the uCode
  3217. * to the host.
  3218. *
  3219. * This function chains into the hardware specific files for them to setup
  3220. * any hardware specific handlers as well.
  3221. */
  3222. static void iwl4965_setup_rx_handlers(struct iwl_priv *priv)
  3223. {
  3224. priv->rx_handlers[REPLY_ALIVE] = iwl4965_rx_reply_alive;
  3225. priv->rx_handlers[REPLY_ADD_STA] = iwl4965_rx_reply_add_sta;
  3226. priv->rx_handlers[REPLY_ERROR] = iwl4965_rx_reply_error;
  3227. priv->rx_handlers[CHANNEL_SWITCH_NOTIFICATION] = iwl4965_rx_csa;
  3228. priv->rx_handlers[SPECTRUM_MEASURE_NOTIFICATION] =
  3229. iwl4965_rx_spectrum_measure_notif;
  3230. priv->rx_handlers[PM_SLEEP_NOTIFICATION] = iwl4965_rx_pm_sleep_notif;
  3231. priv->rx_handlers[PM_DEBUG_STATISTIC_NOTIFIC] =
  3232. iwl4965_rx_pm_debug_statistics_notif;
  3233. priv->rx_handlers[BEACON_NOTIFICATION] = iwl4965_rx_beacon_notif;
  3234. /*
  3235. * The same handler is used for both the REPLY to a discrete
  3236. * statistics request from the host as well as for the periodic
  3237. * statistics notifications (after received beacons) from the uCode.
  3238. */
  3239. priv->rx_handlers[REPLY_STATISTICS_CMD] = iwl4965_hw_rx_statistics;
  3240. priv->rx_handlers[STATISTICS_NOTIFICATION] = iwl4965_hw_rx_statistics;
  3241. priv->rx_handlers[REPLY_SCAN_CMD] = iwl4965_rx_reply_scan;
  3242. priv->rx_handlers[SCAN_START_NOTIFICATION] = iwl4965_rx_scan_start_notif;
  3243. priv->rx_handlers[SCAN_RESULTS_NOTIFICATION] =
  3244. iwl4965_rx_scan_results_notif;
  3245. priv->rx_handlers[SCAN_COMPLETE_NOTIFICATION] =
  3246. iwl4965_rx_scan_complete_notif;
  3247. priv->rx_handlers[CARD_STATE_NOTIFICATION] = iwl4965_rx_card_state_notif;
  3248. priv->rx_handlers[REPLY_TX] = iwl4965_rx_reply_tx;
  3249. /* Set up hardware specific Rx handlers */
  3250. iwl4965_hw_rx_handler_setup(priv);
  3251. }
  3252. /**
  3253. * iwl4965_tx_cmd_complete - Pull unused buffers off the queue and reclaim them
  3254. * @rxb: Rx buffer to reclaim
  3255. *
  3256. * If an Rx buffer has an async callback associated with it the callback
  3257. * will be executed. The attached skb (if present) will only be freed
  3258. * if the callback returns 1
  3259. */
  3260. static void iwl4965_tx_cmd_complete(struct iwl_priv *priv,
  3261. struct iwl4965_rx_mem_buffer *rxb)
  3262. {
  3263. struct iwl4965_rx_packet *pkt = (struct iwl4965_rx_packet *)rxb->skb->data;
  3264. u16 sequence = le16_to_cpu(pkt->hdr.sequence);
  3265. int txq_id = SEQ_TO_QUEUE(sequence);
  3266. int index = SEQ_TO_INDEX(sequence);
  3267. int huge = sequence & SEQ_HUGE_FRAME;
  3268. int cmd_index;
  3269. struct iwl4965_cmd *cmd;
  3270. /* If a Tx command is being handled and it isn't in the actual
  3271. * command queue then there a command routing bug has been introduced
  3272. * in the queue management code. */
  3273. if (txq_id != IWL_CMD_QUEUE_NUM)
  3274. IWL_ERROR("Error wrong command queue %d command id 0x%X\n",
  3275. txq_id, pkt->hdr.cmd);
  3276. BUG_ON(txq_id != IWL_CMD_QUEUE_NUM);
  3277. cmd_index = get_cmd_index(&priv->txq[IWL_CMD_QUEUE_NUM].q, index, huge);
  3278. cmd = &priv->txq[IWL_CMD_QUEUE_NUM].cmd[cmd_index];
  3279. /* Input error checking is done when commands are added to queue. */
  3280. if (cmd->meta.flags & CMD_WANT_SKB) {
  3281. cmd->meta.source->u.skb = rxb->skb;
  3282. rxb->skb = NULL;
  3283. } else if (cmd->meta.u.callback &&
  3284. !cmd->meta.u.callback(priv, cmd, rxb->skb))
  3285. rxb->skb = NULL;
  3286. iwl4965_tx_queue_reclaim(priv, txq_id, index);
  3287. if (!(cmd->meta.flags & CMD_ASYNC)) {
  3288. clear_bit(STATUS_HCMD_ACTIVE, &priv->status);
  3289. wake_up_interruptible(&priv->wait_command_queue);
  3290. }
  3291. }
  3292. /************************** RX-FUNCTIONS ****************************/
  3293. /*
  3294. * Rx theory of operation
  3295. *
  3296. * Driver allocates a circular buffer of Receive Buffer Descriptors (RBDs),
  3297. * each of which point to Receive Buffers to be filled by 4965. These get
  3298. * used not only for Rx frames, but for any command response or notification
  3299. * from the 4965. The driver and 4965 manage the Rx buffers by means
  3300. * of indexes into the circular buffer.
  3301. *
  3302. * Rx Queue Indexes
  3303. * The host/firmware share two index registers for managing the Rx buffers.
  3304. *
  3305. * The READ index maps to the first position that the firmware may be writing
  3306. * to -- the driver can read up to (but not including) this position and get
  3307. * good data.
  3308. * The READ index is managed by the firmware once the card is enabled.
  3309. *
  3310. * The WRITE index maps to the last position the driver has read from -- the
  3311. * position preceding WRITE is the last slot the firmware can place a packet.
  3312. *
  3313. * The queue is empty (no good data) if WRITE = READ - 1, and is full if
  3314. * WRITE = READ.
  3315. *
  3316. * During initialization, the host sets up the READ queue position to the first
  3317. * INDEX position, and WRITE to the last (READ - 1 wrapped)
  3318. *
  3319. * When the firmware places a packet in a buffer, it will advance the READ index
  3320. * and fire the RX interrupt. The driver can then query the READ index and
  3321. * process as many packets as possible, moving the WRITE index forward as it
  3322. * resets the Rx queue buffers with new memory.
  3323. *
  3324. * The management in the driver is as follows:
  3325. * + A list of pre-allocated SKBs is stored in iwl->rxq->rx_free. When
  3326. * iwl->rxq->free_count drops to or below RX_LOW_WATERMARK, work is scheduled
  3327. * to replenish the iwl->rxq->rx_free.
  3328. * + In iwl4965_rx_replenish (scheduled) if 'processed' != 'read' then the
  3329. * iwl->rxq is replenished and the READ INDEX is updated (updating the
  3330. * 'processed' and 'read' driver indexes as well)
  3331. * + A received packet is processed and handed to the kernel network stack,
  3332. * detached from the iwl->rxq. The driver 'processed' index is updated.
  3333. * + The Host/Firmware iwl->rxq is replenished at tasklet time from the rx_free
  3334. * list. If there are no allocated buffers in iwl->rxq->rx_free, the READ
  3335. * INDEX is not incremented and iwl->status(RX_STALLED) is set. If there
  3336. * were enough free buffers and RX_STALLED is set it is cleared.
  3337. *
  3338. *
  3339. * Driver sequence:
  3340. *
  3341. * iwl4965_rx_queue_alloc() Allocates rx_free
  3342. * iwl4965_rx_replenish() Replenishes rx_free list from rx_used, and calls
  3343. * iwl4965_rx_queue_restock
  3344. * iwl4965_rx_queue_restock() Moves available buffers from rx_free into Rx
  3345. * queue, updates firmware pointers, and updates
  3346. * the WRITE index. If insufficient rx_free buffers
  3347. * are available, schedules iwl4965_rx_replenish
  3348. *
  3349. * -- enable interrupts --
  3350. * ISR - iwl4965_rx() Detach iwl4965_rx_mem_buffers from pool up to the
  3351. * READ INDEX, detaching the SKB from the pool.
  3352. * Moves the packet buffer from queue to rx_used.
  3353. * Calls iwl4965_rx_queue_restock to refill any empty
  3354. * slots.
  3355. * ...
  3356. *
  3357. */
  3358. /**
  3359. * iwl4965_rx_queue_space - Return number of free slots available in queue.
  3360. */
  3361. static int iwl4965_rx_queue_space(const struct iwl4965_rx_queue *q)
  3362. {
  3363. int s = q->read - q->write;
  3364. if (s <= 0)
  3365. s += RX_QUEUE_SIZE;
  3366. /* keep some buffer to not confuse full and empty queue */
  3367. s -= 2;
  3368. if (s < 0)
  3369. s = 0;
  3370. return s;
  3371. }
  3372. /**
  3373. * iwl4965_rx_queue_update_write_ptr - Update the write pointer for the RX queue
  3374. */
  3375. int iwl4965_rx_queue_update_write_ptr(struct iwl_priv *priv, struct iwl4965_rx_queue *q)
  3376. {
  3377. u32 reg = 0;
  3378. int rc = 0;
  3379. unsigned long flags;
  3380. spin_lock_irqsave(&q->lock, flags);
  3381. if (q->need_update == 0)
  3382. goto exit_unlock;
  3383. /* If power-saving is in use, make sure device is awake */
  3384. if (test_bit(STATUS_POWER_PMI, &priv->status)) {
  3385. reg = iwl4965_read32(priv, CSR_UCODE_DRV_GP1);
  3386. if (reg & CSR_UCODE_DRV_GP1_BIT_MAC_SLEEP) {
  3387. iwl4965_set_bit(priv, CSR_GP_CNTRL,
  3388. CSR_GP_CNTRL_REG_FLAG_MAC_ACCESS_REQ);
  3389. goto exit_unlock;
  3390. }
  3391. rc = iwl4965_grab_nic_access(priv);
  3392. if (rc)
  3393. goto exit_unlock;
  3394. /* Device expects a multiple of 8 */
  3395. iwl4965_write_direct32(priv, FH_RSCSR_CHNL0_WPTR,
  3396. q->write & ~0x7);
  3397. iwl4965_release_nic_access(priv);
  3398. /* Else device is assumed to be awake */
  3399. } else
  3400. /* Device expects a multiple of 8 */
  3401. iwl4965_write32(priv, FH_RSCSR_CHNL0_WPTR, q->write & ~0x7);
  3402. q->need_update = 0;
  3403. exit_unlock:
  3404. spin_unlock_irqrestore(&q->lock, flags);
  3405. return rc;
  3406. }
  3407. /**
  3408. * iwl4965_dma_addr2rbd_ptr - convert a DMA address to a uCode read buffer ptr
  3409. */
  3410. static inline __le32 iwl4965_dma_addr2rbd_ptr(struct iwl_priv *priv,
  3411. dma_addr_t dma_addr)
  3412. {
  3413. return cpu_to_le32((u32)(dma_addr >> 8));
  3414. }
  3415. /**
  3416. * iwl4965_rx_queue_restock - refill RX queue from pre-allocated pool
  3417. *
  3418. * If there are slots in the RX queue that need to be restocked,
  3419. * and we have free pre-allocated buffers, fill the ranks as much
  3420. * as we can, pulling from rx_free.
  3421. *
  3422. * This moves the 'write' index forward to catch up with 'processed', and
  3423. * also updates the memory address in the firmware to reference the new
  3424. * target buffer.
  3425. */
  3426. static int iwl4965_rx_queue_restock(struct iwl_priv *priv)
  3427. {
  3428. struct iwl4965_rx_queue *rxq = &priv->rxq;
  3429. struct list_head *element;
  3430. struct iwl4965_rx_mem_buffer *rxb;
  3431. unsigned long flags;
  3432. int write, rc;
  3433. spin_lock_irqsave(&rxq->lock, flags);
  3434. write = rxq->write & ~0x7;
  3435. while ((iwl4965_rx_queue_space(rxq) > 0) && (rxq->free_count)) {
  3436. /* Get next free Rx buffer, remove from free list */
  3437. element = rxq->rx_free.next;
  3438. rxb = list_entry(element, struct iwl4965_rx_mem_buffer, list);
  3439. list_del(element);
  3440. /* Point to Rx buffer via next RBD in circular buffer */
  3441. rxq->bd[rxq->write] = iwl4965_dma_addr2rbd_ptr(priv, rxb->dma_addr);
  3442. rxq->queue[rxq->write] = rxb;
  3443. rxq->write = (rxq->write + 1) & RX_QUEUE_MASK;
  3444. rxq->free_count--;
  3445. }
  3446. spin_unlock_irqrestore(&rxq->lock, flags);
  3447. /* If the pre-allocated buffer pool is dropping low, schedule to
  3448. * refill it */
  3449. if (rxq->free_count <= RX_LOW_WATERMARK)
  3450. queue_work(priv->workqueue, &priv->rx_replenish);
  3451. /* If we've added more space for the firmware to place data, tell it.
  3452. * Increment device's write pointer in multiples of 8. */
  3453. if ((write != (rxq->write & ~0x7))
  3454. || (abs(rxq->write - rxq->read) > 7)) {
  3455. spin_lock_irqsave(&rxq->lock, flags);
  3456. rxq->need_update = 1;
  3457. spin_unlock_irqrestore(&rxq->lock, flags);
  3458. rc = iwl4965_rx_queue_update_write_ptr(priv, rxq);
  3459. if (rc)
  3460. return rc;
  3461. }
  3462. return 0;
  3463. }
  3464. /**
  3465. * iwl4965_rx_replenish - Move all used packet from rx_used to rx_free
  3466. *
  3467. * When moving to rx_free an SKB is allocated for the slot.
  3468. *
  3469. * Also restock the Rx queue via iwl4965_rx_queue_restock.
  3470. * This is called as a scheduled work item (except for during initialization)
  3471. */
  3472. static void iwl4965_rx_allocate(struct iwl_priv *priv)
  3473. {
  3474. struct iwl4965_rx_queue *rxq = &priv->rxq;
  3475. struct list_head *element;
  3476. struct iwl4965_rx_mem_buffer *rxb;
  3477. unsigned long flags;
  3478. spin_lock_irqsave(&rxq->lock, flags);
  3479. while (!list_empty(&rxq->rx_used)) {
  3480. element = rxq->rx_used.next;
  3481. rxb = list_entry(element, struct iwl4965_rx_mem_buffer, list);
  3482. /* Alloc a new receive buffer */
  3483. rxb->skb =
  3484. alloc_skb(priv->hw_setting.rx_buf_size,
  3485. __GFP_NOWARN | GFP_ATOMIC);
  3486. if (!rxb->skb) {
  3487. if (net_ratelimit())
  3488. printk(KERN_CRIT DRV_NAME
  3489. ": Can not allocate SKB buffers\n");
  3490. /* We don't reschedule replenish work here -- we will
  3491. * call the restock method and if it still needs
  3492. * more buffers it will schedule replenish */
  3493. break;
  3494. }
  3495. priv->alloc_rxb_skb++;
  3496. list_del(element);
  3497. /* Get physical address of RB/SKB */
  3498. rxb->dma_addr =
  3499. pci_map_single(priv->pci_dev, rxb->skb->data,
  3500. priv->hw_setting.rx_buf_size, PCI_DMA_FROMDEVICE);
  3501. list_add_tail(&rxb->list, &rxq->rx_free);
  3502. rxq->free_count++;
  3503. }
  3504. spin_unlock_irqrestore(&rxq->lock, flags);
  3505. }
  3506. /*
  3507. * this should be called while priv->lock is locked
  3508. */
  3509. static void __iwl4965_rx_replenish(void *data)
  3510. {
  3511. struct iwl_priv *priv = data;
  3512. iwl4965_rx_allocate(priv);
  3513. iwl4965_rx_queue_restock(priv);
  3514. }
  3515. void iwl4965_rx_replenish(void *data)
  3516. {
  3517. struct iwl_priv *priv = data;
  3518. unsigned long flags;
  3519. iwl4965_rx_allocate(priv);
  3520. spin_lock_irqsave(&priv->lock, flags);
  3521. iwl4965_rx_queue_restock(priv);
  3522. spin_unlock_irqrestore(&priv->lock, flags);
  3523. }
  3524. /* Assumes that the skb field of the buffers in 'pool' is kept accurate.
  3525. * If an SKB has been detached, the POOL needs to have its SKB set to NULL
  3526. * This free routine walks the list of POOL entries and if SKB is set to
  3527. * non NULL it is unmapped and freed
  3528. */
  3529. static void iwl4965_rx_queue_free(struct iwl_priv *priv, struct iwl4965_rx_queue *rxq)
  3530. {
  3531. int i;
  3532. for (i = 0; i < RX_QUEUE_SIZE + RX_FREE_BUFFERS; i++) {
  3533. if (rxq->pool[i].skb != NULL) {
  3534. pci_unmap_single(priv->pci_dev,
  3535. rxq->pool[i].dma_addr,
  3536. priv->hw_setting.rx_buf_size,
  3537. PCI_DMA_FROMDEVICE);
  3538. dev_kfree_skb(rxq->pool[i].skb);
  3539. }
  3540. }
  3541. pci_free_consistent(priv->pci_dev, 4 * RX_QUEUE_SIZE, rxq->bd,
  3542. rxq->dma_addr);
  3543. rxq->bd = NULL;
  3544. }
  3545. int iwl4965_rx_queue_alloc(struct iwl_priv *priv)
  3546. {
  3547. struct iwl4965_rx_queue *rxq = &priv->rxq;
  3548. struct pci_dev *dev = priv->pci_dev;
  3549. int i;
  3550. spin_lock_init(&rxq->lock);
  3551. INIT_LIST_HEAD(&rxq->rx_free);
  3552. INIT_LIST_HEAD(&rxq->rx_used);
  3553. /* Alloc the circular buffer of Read Buffer Descriptors (RBDs) */
  3554. rxq->bd = pci_alloc_consistent(dev, 4 * RX_QUEUE_SIZE, &rxq->dma_addr);
  3555. if (!rxq->bd)
  3556. return -ENOMEM;
  3557. /* Fill the rx_used queue with _all_ of the Rx buffers */
  3558. for (i = 0; i < RX_FREE_BUFFERS + RX_QUEUE_SIZE; i++)
  3559. list_add_tail(&rxq->pool[i].list, &rxq->rx_used);
  3560. /* Set us so that we have processed and used all buffers, but have
  3561. * not restocked the Rx queue with fresh buffers */
  3562. rxq->read = rxq->write = 0;
  3563. rxq->free_count = 0;
  3564. rxq->need_update = 0;
  3565. return 0;
  3566. }
  3567. void iwl4965_rx_queue_reset(struct iwl_priv *priv, struct iwl4965_rx_queue *rxq)
  3568. {
  3569. unsigned long flags;
  3570. int i;
  3571. spin_lock_irqsave(&rxq->lock, flags);
  3572. INIT_LIST_HEAD(&rxq->rx_free);
  3573. INIT_LIST_HEAD(&rxq->rx_used);
  3574. /* Fill the rx_used queue with _all_ of the Rx buffers */
  3575. for (i = 0; i < RX_FREE_BUFFERS + RX_QUEUE_SIZE; i++) {
  3576. /* In the reset function, these buffers may have been allocated
  3577. * to an SKB, so we need to unmap and free potential storage */
  3578. if (rxq->pool[i].skb != NULL) {
  3579. pci_unmap_single(priv->pci_dev,
  3580. rxq->pool[i].dma_addr,
  3581. priv->hw_setting.rx_buf_size,
  3582. PCI_DMA_FROMDEVICE);
  3583. priv->alloc_rxb_skb--;
  3584. dev_kfree_skb(rxq->pool[i].skb);
  3585. rxq->pool[i].skb = NULL;
  3586. }
  3587. list_add_tail(&rxq->pool[i].list, &rxq->rx_used);
  3588. }
  3589. /* Set us so that we have processed and used all buffers, but have
  3590. * not restocked the Rx queue with fresh buffers */
  3591. rxq->read = rxq->write = 0;
  3592. rxq->free_count = 0;
  3593. spin_unlock_irqrestore(&rxq->lock, flags);
  3594. }
  3595. /* Convert linear signal-to-noise ratio into dB */
  3596. static u8 ratio2dB[100] = {
  3597. /* 0 1 2 3 4 5 6 7 8 9 */
  3598. 0, 0, 6, 10, 12, 14, 16, 17, 18, 19, /* 00 - 09 */
  3599. 20, 21, 22, 22, 23, 23, 24, 25, 26, 26, /* 10 - 19 */
  3600. 26, 26, 26, 27, 27, 28, 28, 28, 29, 29, /* 20 - 29 */
  3601. 29, 30, 30, 30, 31, 31, 31, 31, 32, 32, /* 30 - 39 */
  3602. 32, 32, 32, 33, 33, 33, 33, 33, 34, 34, /* 40 - 49 */
  3603. 34, 34, 34, 34, 35, 35, 35, 35, 35, 35, /* 50 - 59 */
  3604. 36, 36, 36, 36, 36, 36, 36, 37, 37, 37, /* 60 - 69 */
  3605. 37, 37, 37, 37, 37, 38, 38, 38, 38, 38, /* 70 - 79 */
  3606. 38, 38, 38, 38, 38, 39, 39, 39, 39, 39, /* 80 - 89 */
  3607. 39, 39, 39, 39, 39, 40, 40, 40, 40, 40 /* 90 - 99 */
  3608. };
  3609. /* Calculates a relative dB value from a ratio of linear
  3610. * (i.e. not dB) signal levels.
  3611. * Conversion assumes that levels are voltages (20*log), not powers (10*log). */
  3612. int iwl4965_calc_db_from_ratio(int sig_ratio)
  3613. {
  3614. /* 1000:1 or higher just report as 60 dB */
  3615. if (sig_ratio >= 1000)
  3616. return 60;
  3617. /* 100:1 or higher, divide by 10 and use table,
  3618. * add 20 dB to make up for divide by 10 */
  3619. if (sig_ratio >= 100)
  3620. return (20 + (int)ratio2dB[sig_ratio/10]);
  3621. /* We shouldn't see this */
  3622. if (sig_ratio < 1)
  3623. return 0;
  3624. /* Use table for ratios 1:1 - 99:1 */
  3625. return (int)ratio2dB[sig_ratio];
  3626. }
  3627. #define PERFECT_RSSI (-20) /* dBm */
  3628. #define WORST_RSSI (-95) /* dBm */
  3629. #define RSSI_RANGE (PERFECT_RSSI - WORST_RSSI)
  3630. /* Calculate an indication of rx signal quality (a percentage, not dBm!).
  3631. * See http://www.ces.clemson.edu/linux/signal_quality.shtml for info
  3632. * about formulas used below. */
  3633. int iwl4965_calc_sig_qual(int rssi_dbm, int noise_dbm)
  3634. {
  3635. int sig_qual;
  3636. int degradation = PERFECT_RSSI - rssi_dbm;
  3637. /* If we get a noise measurement, use signal-to-noise ratio (SNR)
  3638. * as indicator; formula is (signal dbm - noise dbm).
  3639. * SNR at or above 40 is a great signal (100%).
  3640. * Below that, scale to fit SNR of 0 - 40 dB within 0 - 100% indicator.
  3641. * Weakest usable signal is usually 10 - 15 dB SNR. */
  3642. if (noise_dbm) {
  3643. if (rssi_dbm - noise_dbm >= 40)
  3644. return 100;
  3645. else if (rssi_dbm < noise_dbm)
  3646. return 0;
  3647. sig_qual = ((rssi_dbm - noise_dbm) * 5) / 2;
  3648. /* Else use just the signal level.
  3649. * This formula is a least squares fit of data points collected and
  3650. * compared with a reference system that had a percentage (%) display
  3651. * for signal quality. */
  3652. } else
  3653. sig_qual = (100 * (RSSI_RANGE * RSSI_RANGE) - degradation *
  3654. (15 * RSSI_RANGE + 62 * degradation)) /
  3655. (RSSI_RANGE * RSSI_RANGE);
  3656. if (sig_qual > 100)
  3657. sig_qual = 100;
  3658. else if (sig_qual < 1)
  3659. sig_qual = 0;
  3660. return sig_qual;
  3661. }
  3662. /**
  3663. * iwl4965_rx_handle - Main entry function for receiving responses from uCode
  3664. *
  3665. * Uses the priv->rx_handlers callback function array to invoke
  3666. * the appropriate handlers, including command responses,
  3667. * frame-received notifications, and other notifications.
  3668. */
  3669. static void iwl4965_rx_handle(struct iwl_priv *priv)
  3670. {
  3671. struct iwl4965_rx_mem_buffer *rxb;
  3672. struct iwl4965_rx_packet *pkt;
  3673. struct iwl4965_rx_queue *rxq = &priv->rxq;
  3674. u32 r, i;
  3675. int reclaim;
  3676. unsigned long flags;
  3677. u8 fill_rx = 0;
  3678. u32 count = 8;
  3679. /* uCode's read index (stored in shared DRAM) indicates the last Rx
  3680. * buffer that the driver may process (last buffer filled by ucode). */
  3681. r = iwl4965_hw_get_rx_read(priv);
  3682. i = rxq->read;
  3683. /* Rx interrupt, but nothing sent from uCode */
  3684. if (i == r)
  3685. IWL_DEBUG(IWL_DL_RX | IWL_DL_ISR, "r = %d, i = %d\n", r, i);
  3686. if (iwl4965_rx_queue_space(rxq) > (RX_QUEUE_SIZE / 2))
  3687. fill_rx = 1;
  3688. while (i != r) {
  3689. rxb = rxq->queue[i];
  3690. /* If an RXB doesn't have a Rx queue slot associated with it,
  3691. * then a bug has been introduced in the queue refilling
  3692. * routines -- catch it here */
  3693. BUG_ON(rxb == NULL);
  3694. rxq->queue[i] = NULL;
  3695. pci_dma_sync_single_for_cpu(priv->pci_dev, rxb->dma_addr,
  3696. priv->hw_setting.rx_buf_size,
  3697. PCI_DMA_FROMDEVICE);
  3698. pkt = (struct iwl4965_rx_packet *)rxb->skb->data;
  3699. /* Reclaim a command buffer only if this packet is a response
  3700. * to a (driver-originated) command.
  3701. * If the packet (e.g. Rx frame) originated from uCode,
  3702. * there is no command buffer to reclaim.
  3703. * Ucode should set SEQ_RX_FRAME bit if ucode-originated,
  3704. * but apparently a few don't get set; catch them here. */
  3705. reclaim = !(pkt->hdr.sequence & SEQ_RX_FRAME) &&
  3706. (pkt->hdr.cmd != REPLY_RX_PHY_CMD) &&
  3707. (pkt->hdr.cmd != REPLY_4965_RX) &&
  3708. (pkt->hdr.cmd != REPLY_COMPRESSED_BA) &&
  3709. (pkt->hdr.cmd != STATISTICS_NOTIFICATION) &&
  3710. (pkt->hdr.cmd != REPLY_TX);
  3711. /* Based on type of command response or notification,
  3712. * handle those that need handling via function in
  3713. * rx_handlers table. See iwl4965_setup_rx_handlers() */
  3714. if (priv->rx_handlers[pkt->hdr.cmd]) {
  3715. IWL_DEBUG(IWL_DL_HOST_COMMAND | IWL_DL_RX | IWL_DL_ISR,
  3716. "r = %d, i = %d, %s, 0x%02x\n", r, i,
  3717. get_cmd_string(pkt->hdr.cmd), pkt->hdr.cmd);
  3718. priv->rx_handlers[pkt->hdr.cmd] (priv, rxb);
  3719. } else {
  3720. /* No handling needed */
  3721. IWL_DEBUG(IWL_DL_HOST_COMMAND | IWL_DL_RX | IWL_DL_ISR,
  3722. "r %d i %d No handler needed for %s, 0x%02x\n",
  3723. r, i, get_cmd_string(pkt->hdr.cmd),
  3724. pkt->hdr.cmd);
  3725. }
  3726. if (reclaim) {
  3727. /* Invoke any callbacks, transfer the skb to caller, and
  3728. * fire off the (possibly) blocking iwl4965_send_cmd()
  3729. * as we reclaim the driver command queue */
  3730. if (rxb && rxb->skb)
  3731. iwl4965_tx_cmd_complete(priv, rxb);
  3732. else
  3733. IWL_WARNING("Claim null rxb?\n");
  3734. }
  3735. /* For now we just don't re-use anything. We can tweak this
  3736. * later to try and re-use notification packets and SKBs that
  3737. * fail to Rx correctly */
  3738. if (rxb->skb != NULL) {
  3739. priv->alloc_rxb_skb--;
  3740. dev_kfree_skb_any(rxb->skb);
  3741. rxb->skb = NULL;
  3742. }
  3743. pci_unmap_single(priv->pci_dev, rxb->dma_addr,
  3744. priv->hw_setting.rx_buf_size,
  3745. PCI_DMA_FROMDEVICE);
  3746. spin_lock_irqsave(&rxq->lock, flags);
  3747. list_add_tail(&rxb->list, &priv->rxq.rx_used);
  3748. spin_unlock_irqrestore(&rxq->lock, flags);
  3749. i = (i + 1) & RX_QUEUE_MASK;
  3750. /* If there are a lot of unused frames,
  3751. * restock the Rx queue so ucode wont assert. */
  3752. if (fill_rx) {
  3753. count++;
  3754. if (count >= 8) {
  3755. priv->rxq.read = i;
  3756. __iwl4965_rx_replenish(priv);
  3757. count = 0;
  3758. }
  3759. }
  3760. }
  3761. /* Backtrack one entry */
  3762. priv->rxq.read = i;
  3763. iwl4965_rx_queue_restock(priv);
  3764. }
  3765. /**
  3766. * iwl4965_tx_queue_update_write_ptr - Send new write index to hardware
  3767. */
  3768. static int iwl4965_tx_queue_update_write_ptr(struct iwl_priv *priv,
  3769. struct iwl4965_tx_queue *txq)
  3770. {
  3771. u32 reg = 0;
  3772. int rc = 0;
  3773. int txq_id = txq->q.id;
  3774. if (txq->need_update == 0)
  3775. return rc;
  3776. /* if we're trying to save power */
  3777. if (test_bit(STATUS_POWER_PMI, &priv->status)) {
  3778. /* wake up nic if it's powered down ...
  3779. * uCode will wake up, and interrupt us again, so next
  3780. * time we'll skip this part. */
  3781. reg = iwl4965_read32(priv, CSR_UCODE_DRV_GP1);
  3782. if (reg & CSR_UCODE_DRV_GP1_BIT_MAC_SLEEP) {
  3783. IWL_DEBUG_INFO("Requesting wakeup, GP1 = 0x%x\n", reg);
  3784. iwl4965_set_bit(priv, CSR_GP_CNTRL,
  3785. CSR_GP_CNTRL_REG_FLAG_MAC_ACCESS_REQ);
  3786. return rc;
  3787. }
  3788. /* restore this queue's parameters in nic hardware. */
  3789. rc = iwl4965_grab_nic_access(priv);
  3790. if (rc)
  3791. return rc;
  3792. iwl4965_write_direct32(priv, HBUS_TARG_WRPTR,
  3793. txq->q.write_ptr | (txq_id << 8));
  3794. iwl4965_release_nic_access(priv);
  3795. /* else not in power-save mode, uCode will never sleep when we're
  3796. * trying to tx (during RFKILL, we're not trying to tx). */
  3797. } else
  3798. iwl4965_write32(priv, HBUS_TARG_WRPTR,
  3799. txq->q.write_ptr | (txq_id << 8));
  3800. txq->need_update = 0;
  3801. return rc;
  3802. }
  3803. #ifdef CONFIG_IWLWIFI_DEBUG
  3804. static void iwl4965_print_rx_config_cmd(struct iwl4965_rxon_cmd *rxon)
  3805. {
  3806. DECLARE_MAC_BUF(mac);
  3807. IWL_DEBUG_RADIO("RX CONFIG:\n");
  3808. iwl_print_hex_dump(IWL_DL_RADIO, (u8 *) rxon, sizeof(*rxon));
  3809. IWL_DEBUG_RADIO("u16 channel: 0x%x\n", le16_to_cpu(rxon->channel));
  3810. IWL_DEBUG_RADIO("u32 flags: 0x%08X\n", le32_to_cpu(rxon->flags));
  3811. IWL_DEBUG_RADIO("u32 filter_flags: 0x%08x\n",
  3812. le32_to_cpu(rxon->filter_flags));
  3813. IWL_DEBUG_RADIO("u8 dev_type: 0x%x\n", rxon->dev_type);
  3814. IWL_DEBUG_RADIO("u8 ofdm_basic_rates: 0x%02x\n",
  3815. rxon->ofdm_basic_rates);
  3816. IWL_DEBUG_RADIO("u8 cck_basic_rates: 0x%02x\n", rxon->cck_basic_rates);
  3817. IWL_DEBUG_RADIO("u8[6] node_addr: %s\n",
  3818. print_mac(mac, rxon->node_addr));
  3819. IWL_DEBUG_RADIO("u8[6] bssid_addr: %s\n",
  3820. print_mac(mac, rxon->bssid_addr));
  3821. IWL_DEBUG_RADIO("u16 assoc_id: 0x%x\n", le16_to_cpu(rxon->assoc_id));
  3822. }
  3823. #endif
  3824. static void iwl4965_enable_interrupts(struct iwl_priv *priv)
  3825. {
  3826. IWL_DEBUG_ISR("Enabling interrupts\n");
  3827. set_bit(STATUS_INT_ENABLED, &priv->status);
  3828. iwl4965_write32(priv, CSR_INT_MASK, CSR_INI_SET_MASK);
  3829. }
  3830. static inline void iwl4965_disable_interrupts(struct iwl_priv *priv)
  3831. {
  3832. clear_bit(STATUS_INT_ENABLED, &priv->status);
  3833. /* disable interrupts from uCode/NIC to host */
  3834. iwl4965_write32(priv, CSR_INT_MASK, 0x00000000);
  3835. /* acknowledge/clear/reset any interrupts still pending
  3836. * from uCode or flow handler (Rx/Tx DMA) */
  3837. iwl4965_write32(priv, CSR_INT, 0xffffffff);
  3838. iwl4965_write32(priv, CSR_FH_INT_STATUS, 0xffffffff);
  3839. IWL_DEBUG_ISR("Disabled interrupts\n");
  3840. }
  3841. static const char *desc_lookup(int i)
  3842. {
  3843. switch (i) {
  3844. case 1:
  3845. return "FAIL";
  3846. case 2:
  3847. return "BAD_PARAM";
  3848. case 3:
  3849. return "BAD_CHECKSUM";
  3850. case 4:
  3851. return "NMI_INTERRUPT";
  3852. case 5:
  3853. return "SYSASSERT";
  3854. case 6:
  3855. return "FATAL_ERROR";
  3856. }
  3857. return "UNKNOWN";
  3858. }
  3859. #define ERROR_START_OFFSET (1 * sizeof(u32))
  3860. #define ERROR_ELEM_SIZE (7 * sizeof(u32))
  3861. static void iwl4965_dump_nic_error_log(struct iwl_priv *priv)
  3862. {
  3863. u32 data2, line;
  3864. u32 desc, time, count, base, data1;
  3865. u32 blink1, blink2, ilink1, ilink2;
  3866. int rc;
  3867. base = le32_to_cpu(priv->card_alive.error_event_table_ptr);
  3868. if (!iwl4965_hw_valid_rtc_data_addr(base)) {
  3869. IWL_ERROR("Not valid error log pointer 0x%08X\n", base);
  3870. return;
  3871. }
  3872. rc = iwl4965_grab_nic_access(priv);
  3873. if (rc) {
  3874. IWL_WARNING("Can not read from adapter at this time.\n");
  3875. return;
  3876. }
  3877. count = iwl4965_read_targ_mem(priv, base);
  3878. if (ERROR_START_OFFSET <= count * ERROR_ELEM_SIZE) {
  3879. IWL_ERROR("Start IWL Error Log Dump:\n");
  3880. IWL_ERROR("Status: 0x%08lX, count: %d\n", priv->status, count);
  3881. }
  3882. desc = iwl4965_read_targ_mem(priv, base + 1 * sizeof(u32));
  3883. blink1 = iwl4965_read_targ_mem(priv, base + 3 * sizeof(u32));
  3884. blink2 = iwl4965_read_targ_mem(priv, base + 4 * sizeof(u32));
  3885. ilink1 = iwl4965_read_targ_mem(priv, base + 5 * sizeof(u32));
  3886. ilink2 = iwl4965_read_targ_mem(priv, base + 6 * sizeof(u32));
  3887. data1 = iwl4965_read_targ_mem(priv, base + 7 * sizeof(u32));
  3888. data2 = iwl4965_read_targ_mem(priv, base + 8 * sizeof(u32));
  3889. line = iwl4965_read_targ_mem(priv, base + 9 * sizeof(u32));
  3890. time = iwl4965_read_targ_mem(priv, base + 11 * sizeof(u32));
  3891. IWL_ERROR("Desc Time "
  3892. "data1 data2 line\n");
  3893. IWL_ERROR("%-13s (#%d) %010u 0x%08X 0x%08X %u\n",
  3894. desc_lookup(desc), desc, time, data1, data2, line);
  3895. IWL_ERROR("blink1 blink2 ilink1 ilink2\n");
  3896. IWL_ERROR("0x%05X 0x%05X 0x%05X 0x%05X\n", blink1, blink2,
  3897. ilink1, ilink2);
  3898. iwl4965_release_nic_access(priv);
  3899. }
  3900. #define EVENT_START_OFFSET (4 * sizeof(u32))
  3901. /**
  3902. * iwl4965_print_event_log - Dump error event log to syslog
  3903. *
  3904. * NOTE: Must be called with iwl4965_grab_nic_access() already obtained!
  3905. */
  3906. static void iwl4965_print_event_log(struct iwl_priv *priv, u32 start_idx,
  3907. u32 num_events, u32 mode)
  3908. {
  3909. u32 i;
  3910. u32 base; /* SRAM byte address of event log header */
  3911. u32 event_size; /* 2 u32s, or 3 u32s if timestamp recorded */
  3912. u32 ptr; /* SRAM byte address of log data */
  3913. u32 ev, time, data; /* event log data */
  3914. if (num_events == 0)
  3915. return;
  3916. base = le32_to_cpu(priv->card_alive.log_event_table_ptr);
  3917. if (mode == 0)
  3918. event_size = 2 * sizeof(u32);
  3919. else
  3920. event_size = 3 * sizeof(u32);
  3921. ptr = base + EVENT_START_OFFSET + (start_idx * event_size);
  3922. /* "time" is actually "data" for mode 0 (no timestamp).
  3923. * place event id # at far right for easier visual parsing. */
  3924. for (i = 0; i < num_events; i++) {
  3925. ev = iwl4965_read_targ_mem(priv, ptr);
  3926. ptr += sizeof(u32);
  3927. time = iwl4965_read_targ_mem(priv, ptr);
  3928. ptr += sizeof(u32);
  3929. if (mode == 0)
  3930. IWL_ERROR("0x%08x\t%04u\n", time, ev); /* data, ev */
  3931. else {
  3932. data = iwl4965_read_targ_mem(priv, ptr);
  3933. ptr += sizeof(u32);
  3934. IWL_ERROR("%010u\t0x%08x\t%04u\n", time, data, ev);
  3935. }
  3936. }
  3937. }
  3938. static void iwl4965_dump_nic_event_log(struct iwl_priv *priv)
  3939. {
  3940. int rc;
  3941. u32 base; /* SRAM byte address of event log header */
  3942. u32 capacity; /* event log capacity in # entries */
  3943. u32 mode; /* 0 - no timestamp, 1 - timestamp recorded */
  3944. u32 num_wraps; /* # times uCode wrapped to top of log */
  3945. u32 next_entry; /* index of next entry to be written by uCode */
  3946. u32 size; /* # entries that we'll print */
  3947. base = le32_to_cpu(priv->card_alive.log_event_table_ptr);
  3948. if (!iwl4965_hw_valid_rtc_data_addr(base)) {
  3949. IWL_ERROR("Invalid event log pointer 0x%08X\n", base);
  3950. return;
  3951. }
  3952. rc = iwl4965_grab_nic_access(priv);
  3953. if (rc) {
  3954. IWL_WARNING("Can not read from adapter at this time.\n");
  3955. return;
  3956. }
  3957. /* event log header */
  3958. capacity = iwl4965_read_targ_mem(priv, base);
  3959. mode = iwl4965_read_targ_mem(priv, base + (1 * sizeof(u32)));
  3960. num_wraps = iwl4965_read_targ_mem(priv, base + (2 * sizeof(u32)));
  3961. next_entry = iwl4965_read_targ_mem(priv, base + (3 * sizeof(u32)));
  3962. size = num_wraps ? capacity : next_entry;
  3963. /* bail out if nothing in log */
  3964. if (size == 0) {
  3965. IWL_ERROR("Start IWL Event Log Dump: nothing in log\n");
  3966. iwl4965_release_nic_access(priv);
  3967. return;
  3968. }
  3969. IWL_ERROR("Start IWL Event Log Dump: display count %d, wraps %d\n",
  3970. size, num_wraps);
  3971. /* if uCode has wrapped back to top of log, start at the oldest entry,
  3972. * i.e the next one that uCode would fill. */
  3973. if (num_wraps)
  3974. iwl4965_print_event_log(priv, next_entry,
  3975. capacity - next_entry, mode);
  3976. /* (then/else) start at top of log */
  3977. iwl4965_print_event_log(priv, 0, next_entry, mode);
  3978. iwl4965_release_nic_access(priv);
  3979. }
  3980. /**
  3981. * iwl4965_irq_handle_error - called for HW or SW error interrupt from card
  3982. */
  3983. static void iwl4965_irq_handle_error(struct iwl_priv *priv)
  3984. {
  3985. /* Set the FW error flag -- cleared on iwl4965_down */
  3986. set_bit(STATUS_FW_ERROR, &priv->status);
  3987. /* Cancel currently queued command. */
  3988. clear_bit(STATUS_HCMD_ACTIVE, &priv->status);
  3989. #ifdef CONFIG_IWLWIFI_DEBUG
  3990. if (iwl_debug_level & IWL_DL_FW_ERRORS) {
  3991. iwl4965_dump_nic_error_log(priv);
  3992. iwl4965_dump_nic_event_log(priv);
  3993. iwl4965_print_rx_config_cmd(&priv->staging_rxon);
  3994. }
  3995. #endif
  3996. wake_up_interruptible(&priv->wait_command_queue);
  3997. /* Keep the restart process from trying to send host
  3998. * commands by clearing the INIT status bit */
  3999. clear_bit(STATUS_READY, &priv->status);
  4000. if (!test_bit(STATUS_EXIT_PENDING, &priv->status)) {
  4001. IWL_DEBUG(IWL_DL_INFO | IWL_DL_FW_ERRORS,
  4002. "Restarting adapter due to uCode error.\n");
  4003. if (iwl4965_is_associated(priv)) {
  4004. memcpy(&priv->recovery_rxon, &priv->active_rxon,
  4005. sizeof(priv->recovery_rxon));
  4006. priv->error_recovering = 1;
  4007. }
  4008. queue_work(priv->workqueue, &priv->restart);
  4009. }
  4010. }
  4011. static void iwl4965_error_recovery(struct iwl_priv *priv)
  4012. {
  4013. unsigned long flags;
  4014. memcpy(&priv->staging_rxon, &priv->recovery_rxon,
  4015. sizeof(priv->staging_rxon));
  4016. priv->staging_rxon.filter_flags &= ~RXON_FILTER_ASSOC_MSK;
  4017. iwl4965_commit_rxon(priv);
  4018. iwl4965_rxon_add_station(priv, priv->bssid, 1);
  4019. spin_lock_irqsave(&priv->lock, flags);
  4020. priv->assoc_id = le16_to_cpu(priv->staging_rxon.assoc_id);
  4021. priv->error_recovering = 0;
  4022. spin_unlock_irqrestore(&priv->lock, flags);
  4023. }
  4024. static void iwl4965_irq_tasklet(struct iwl_priv *priv)
  4025. {
  4026. u32 inta, handled = 0;
  4027. u32 inta_fh;
  4028. unsigned long flags;
  4029. #ifdef CONFIG_IWLWIFI_DEBUG
  4030. u32 inta_mask;
  4031. #endif
  4032. spin_lock_irqsave(&priv->lock, flags);
  4033. /* Ack/clear/reset pending uCode interrupts.
  4034. * Note: Some bits in CSR_INT are "OR" of bits in CSR_FH_INT_STATUS,
  4035. * and will clear only when CSR_FH_INT_STATUS gets cleared. */
  4036. inta = iwl4965_read32(priv, CSR_INT);
  4037. iwl4965_write32(priv, CSR_INT, inta);
  4038. /* Ack/clear/reset pending flow-handler (DMA) interrupts.
  4039. * Any new interrupts that happen after this, either while we're
  4040. * in this tasklet, or later, will show up in next ISR/tasklet. */
  4041. inta_fh = iwl4965_read32(priv, CSR_FH_INT_STATUS);
  4042. iwl4965_write32(priv, CSR_FH_INT_STATUS, inta_fh);
  4043. #ifdef CONFIG_IWLWIFI_DEBUG
  4044. if (iwl_debug_level & IWL_DL_ISR) {
  4045. /* just for debug */
  4046. inta_mask = iwl4965_read32(priv, CSR_INT_MASK);
  4047. IWL_DEBUG_ISR("inta 0x%08x, enabled 0x%08x, fh 0x%08x\n",
  4048. inta, inta_mask, inta_fh);
  4049. }
  4050. #endif
  4051. /* Since CSR_INT and CSR_FH_INT_STATUS reads and clears are not
  4052. * atomic, make sure that inta covers all the interrupts that
  4053. * we've discovered, even if FH interrupt came in just after
  4054. * reading CSR_INT. */
  4055. if (inta_fh & CSR49_FH_INT_RX_MASK)
  4056. inta |= CSR_INT_BIT_FH_RX;
  4057. if (inta_fh & CSR49_FH_INT_TX_MASK)
  4058. inta |= CSR_INT_BIT_FH_TX;
  4059. /* Now service all interrupt bits discovered above. */
  4060. if (inta & CSR_INT_BIT_HW_ERR) {
  4061. IWL_ERROR("Microcode HW error detected. Restarting.\n");
  4062. /* Tell the device to stop sending interrupts */
  4063. iwl4965_disable_interrupts(priv);
  4064. iwl4965_irq_handle_error(priv);
  4065. handled |= CSR_INT_BIT_HW_ERR;
  4066. spin_unlock_irqrestore(&priv->lock, flags);
  4067. return;
  4068. }
  4069. #ifdef CONFIG_IWLWIFI_DEBUG
  4070. if (iwl_debug_level & (IWL_DL_ISR)) {
  4071. /* NIC fires this, but we don't use it, redundant with WAKEUP */
  4072. if (inta & CSR_INT_BIT_SCD)
  4073. IWL_DEBUG_ISR("Scheduler finished to transmit "
  4074. "the frame/frames.\n");
  4075. /* Alive notification via Rx interrupt will do the real work */
  4076. if (inta & CSR_INT_BIT_ALIVE)
  4077. IWL_DEBUG_ISR("Alive interrupt\n");
  4078. }
  4079. #endif
  4080. /* Safely ignore these bits for debug checks below */
  4081. inta &= ~(CSR_INT_BIT_SCD | CSR_INT_BIT_ALIVE);
  4082. /* HW RF KILL switch toggled */
  4083. if (inta & CSR_INT_BIT_RF_KILL) {
  4084. int hw_rf_kill = 0;
  4085. if (!(iwl4965_read32(priv, CSR_GP_CNTRL) &
  4086. CSR_GP_CNTRL_REG_FLAG_HW_RF_KILL_SW))
  4087. hw_rf_kill = 1;
  4088. IWL_DEBUG(IWL_DL_INFO | IWL_DL_RF_KILL | IWL_DL_ISR,
  4089. "RF_KILL bit toggled to %s.\n",
  4090. hw_rf_kill ? "disable radio":"enable radio");
  4091. /* Queue restart only if RF_KILL switch was set to "kill"
  4092. * when we loaded driver, and is now set to "enable".
  4093. * After we're Alive, RF_KILL gets handled by
  4094. * iwl4965_rx_card_state_notif() */
  4095. if (!hw_rf_kill && !test_bit(STATUS_ALIVE, &priv->status)) {
  4096. clear_bit(STATUS_RF_KILL_HW, &priv->status);
  4097. queue_work(priv->workqueue, &priv->restart);
  4098. }
  4099. handled |= CSR_INT_BIT_RF_KILL;
  4100. }
  4101. /* Chip got too hot and stopped itself */
  4102. if (inta & CSR_INT_BIT_CT_KILL) {
  4103. IWL_ERROR("Microcode CT kill error detected.\n");
  4104. handled |= CSR_INT_BIT_CT_KILL;
  4105. }
  4106. /* Error detected by uCode */
  4107. if (inta & CSR_INT_BIT_SW_ERR) {
  4108. IWL_ERROR("Microcode SW error detected. Restarting 0x%X.\n",
  4109. inta);
  4110. iwl4965_irq_handle_error(priv);
  4111. handled |= CSR_INT_BIT_SW_ERR;
  4112. }
  4113. /* uCode wakes up after power-down sleep */
  4114. if (inta & CSR_INT_BIT_WAKEUP) {
  4115. IWL_DEBUG_ISR("Wakeup interrupt\n");
  4116. iwl4965_rx_queue_update_write_ptr(priv, &priv->rxq);
  4117. iwl4965_tx_queue_update_write_ptr(priv, &priv->txq[0]);
  4118. iwl4965_tx_queue_update_write_ptr(priv, &priv->txq[1]);
  4119. iwl4965_tx_queue_update_write_ptr(priv, &priv->txq[2]);
  4120. iwl4965_tx_queue_update_write_ptr(priv, &priv->txq[3]);
  4121. iwl4965_tx_queue_update_write_ptr(priv, &priv->txq[4]);
  4122. iwl4965_tx_queue_update_write_ptr(priv, &priv->txq[5]);
  4123. handled |= CSR_INT_BIT_WAKEUP;
  4124. }
  4125. /* All uCode command responses, including Tx command responses,
  4126. * Rx "responses" (frame-received notification), and other
  4127. * notifications from uCode come through here*/
  4128. if (inta & (CSR_INT_BIT_FH_RX | CSR_INT_BIT_SW_RX)) {
  4129. iwl4965_rx_handle(priv);
  4130. handled |= (CSR_INT_BIT_FH_RX | CSR_INT_BIT_SW_RX);
  4131. }
  4132. if (inta & CSR_INT_BIT_FH_TX) {
  4133. IWL_DEBUG_ISR("Tx interrupt\n");
  4134. handled |= CSR_INT_BIT_FH_TX;
  4135. }
  4136. if (inta & ~handled)
  4137. IWL_ERROR("Unhandled INTA bits 0x%08x\n", inta & ~handled);
  4138. if (inta & ~CSR_INI_SET_MASK) {
  4139. IWL_WARNING("Disabled INTA bits 0x%08x were pending\n",
  4140. inta & ~CSR_INI_SET_MASK);
  4141. IWL_WARNING(" with FH_INT = 0x%08x\n", inta_fh);
  4142. }
  4143. /* Re-enable all interrupts */
  4144. iwl4965_enable_interrupts(priv);
  4145. #ifdef CONFIG_IWLWIFI_DEBUG
  4146. if (iwl_debug_level & (IWL_DL_ISR)) {
  4147. inta = iwl4965_read32(priv, CSR_INT);
  4148. inta_mask = iwl4965_read32(priv, CSR_INT_MASK);
  4149. inta_fh = iwl4965_read32(priv, CSR_FH_INT_STATUS);
  4150. IWL_DEBUG_ISR("End inta 0x%08x, enabled 0x%08x, fh 0x%08x, "
  4151. "flags 0x%08lx\n", inta, inta_mask, inta_fh, flags);
  4152. }
  4153. #endif
  4154. spin_unlock_irqrestore(&priv->lock, flags);
  4155. }
  4156. static irqreturn_t iwl4965_isr(int irq, void *data)
  4157. {
  4158. struct iwl_priv *priv = data;
  4159. u32 inta, inta_mask;
  4160. u32 inta_fh;
  4161. if (!priv)
  4162. return IRQ_NONE;
  4163. spin_lock(&priv->lock);
  4164. /* Disable (but don't clear!) interrupts here to avoid
  4165. * back-to-back ISRs and sporadic interrupts from our NIC.
  4166. * If we have something to service, the tasklet will re-enable ints.
  4167. * If we *don't* have something, we'll re-enable before leaving here. */
  4168. inta_mask = iwl4965_read32(priv, CSR_INT_MASK); /* just for debug */
  4169. iwl4965_write32(priv, CSR_INT_MASK, 0x00000000);
  4170. /* Discover which interrupts are active/pending */
  4171. inta = iwl4965_read32(priv, CSR_INT);
  4172. inta_fh = iwl4965_read32(priv, CSR_FH_INT_STATUS);
  4173. /* Ignore interrupt if there's nothing in NIC to service.
  4174. * This may be due to IRQ shared with another device,
  4175. * or due to sporadic interrupts thrown from our NIC. */
  4176. if (!inta && !inta_fh) {
  4177. IWL_DEBUG_ISR("Ignore interrupt, inta == 0, inta_fh == 0\n");
  4178. goto none;
  4179. }
  4180. if ((inta == 0xFFFFFFFF) || ((inta & 0xFFFFFFF0) == 0xa5a5a5a0)) {
  4181. /* Hardware disappeared. It might have already raised
  4182. * an interrupt */
  4183. IWL_WARNING("HARDWARE GONE?? INTA == 0x%080x\n", inta);
  4184. goto unplugged;
  4185. }
  4186. IWL_DEBUG_ISR("ISR inta 0x%08x, enabled 0x%08x, fh 0x%08x\n",
  4187. inta, inta_mask, inta_fh);
  4188. inta &= ~CSR_INT_BIT_SCD;
  4189. /* iwl4965_irq_tasklet() will service interrupts and re-enable them */
  4190. if (likely(inta || inta_fh))
  4191. tasklet_schedule(&priv->irq_tasklet);
  4192. unplugged:
  4193. spin_unlock(&priv->lock);
  4194. return IRQ_HANDLED;
  4195. none:
  4196. /* re-enable interrupts here since we don't have anything to service. */
  4197. iwl4965_enable_interrupts(priv);
  4198. spin_unlock(&priv->lock);
  4199. return IRQ_NONE;
  4200. }
  4201. /************************** EEPROM BANDS ****************************
  4202. *
  4203. * The iwl4965_eeprom_band definitions below provide the mapping from the
  4204. * EEPROM contents to the specific channel number supported for each
  4205. * band.
  4206. *
  4207. * For example, iwl_priv->eeprom.band_3_channels[4] from the band_3
  4208. * definition below maps to physical channel 42 in the 5.2GHz spectrum.
  4209. * The specific geography and calibration information for that channel
  4210. * is contained in the eeprom map itself.
  4211. *
  4212. * During init, we copy the eeprom information and channel map
  4213. * information into priv->channel_info_24/52 and priv->channel_map_24/52
  4214. *
  4215. * channel_map_24/52 provides the index in the channel_info array for a
  4216. * given channel. We have to have two separate maps as there is channel
  4217. * overlap with the 2.4GHz and 5.2GHz spectrum as seen in band_1 and
  4218. * band_2
  4219. *
  4220. * A value of 0xff stored in the channel_map indicates that the channel
  4221. * is not supported by the hardware at all.
  4222. *
  4223. * A value of 0xfe in the channel_map indicates that the channel is not
  4224. * valid for Tx with the current hardware. This means that
  4225. * while the system can tune and receive on a given channel, it may not
  4226. * be able to associate or transmit any frames on that
  4227. * channel. There is no corresponding channel information for that
  4228. * entry.
  4229. *
  4230. *********************************************************************/
  4231. /* 2.4 GHz */
  4232. static const u8 iwl4965_eeprom_band_1[14] = {
  4233. 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14
  4234. };
  4235. /* 5.2 GHz bands */
  4236. static const u8 iwl4965_eeprom_band_2[] = { /* 4915-5080MHz */
  4237. 183, 184, 185, 187, 188, 189, 192, 196, 7, 8, 11, 12, 16
  4238. };
  4239. static const u8 iwl4965_eeprom_band_3[] = { /* 5170-5320MHz */
  4240. 34, 36, 38, 40, 42, 44, 46, 48, 52, 56, 60, 64
  4241. };
  4242. static const u8 iwl4965_eeprom_band_4[] = { /* 5500-5700MHz */
  4243. 100, 104, 108, 112, 116, 120, 124, 128, 132, 136, 140
  4244. };
  4245. static const u8 iwl4965_eeprom_band_5[] = { /* 5725-5825MHz */
  4246. 145, 149, 153, 157, 161, 165
  4247. };
  4248. static u8 iwl4965_eeprom_band_6[] = { /* 2.4 FAT channel */
  4249. 1, 2, 3, 4, 5, 6, 7
  4250. };
  4251. static u8 iwl4965_eeprom_band_7[] = { /* 5.2 FAT channel */
  4252. 36, 44, 52, 60, 100, 108, 116, 124, 132, 149, 157
  4253. };
  4254. static void iwl4965_init_band_reference(const struct iwl_priv *priv,
  4255. int band,
  4256. int *eeprom_ch_count,
  4257. const struct iwl4965_eeprom_channel
  4258. **eeprom_ch_info,
  4259. const u8 **eeprom_ch_index)
  4260. {
  4261. switch (band) {
  4262. case 1: /* 2.4GHz band */
  4263. *eeprom_ch_count = ARRAY_SIZE(iwl4965_eeprom_band_1);
  4264. *eeprom_ch_info = priv->eeprom.band_1_channels;
  4265. *eeprom_ch_index = iwl4965_eeprom_band_1;
  4266. break;
  4267. case 2: /* 4.9GHz band */
  4268. *eeprom_ch_count = ARRAY_SIZE(iwl4965_eeprom_band_2);
  4269. *eeprom_ch_info = priv->eeprom.band_2_channels;
  4270. *eeprom_ch_index = iwl4965_eeprom_band_2;
  4271. break;
  4272. case 3: /* 5.2GHz band */
  4273. *eeprom_ch_count = ARRAY_SIZE(iwl4965_eeprom_band_3);
  4274. *eeprom_ch_info = priv->eeprom.band_3_channels;
  4275. *eeprom_ch_index = iwl4965_eeprom_band_3;
  4276. break;
  4277. case 4: /* 5.5GHz band */
  4278. *eeprom_ch_count = ARRAY_SIZE(iwl4965_eeprom_band_4);
  4279. *eeprom_ch_info = priv->eeprom.band_4_channels;
  4280. *eeprom_ch_index = iwl4965_eeprom_band_4;
  4281. break;
  4282. case 5: /* 5.7GHz band */
  4283. *eeprom_ch_count = ARRAY_SIZE(iwl4965_eeprom_band_5);
  4284. *eeprom_ch_info = priv->eeprom.band_5_channels;
  4285. *eeprom_ch_index = iwl4965_eeprom_band_5;
  4286. break;
  4287. case 6: /* 2.4GHz FAT channels */
  4288. *eeprom_ch_count = ARRAY_SIZE(iwl4965_eeprom_band_6);
  4289. *eeprom_ch_info = priv->eeprom.band_24_channels;
  4290. *eeprom_ch_index = iwl4965_eeprom_band_6;
  4291. break;
  4292. case 7: /* 5 GHz FAT channels */
  4293. *eeprom_ch_count = ARRAY_SIZE(iwl4965_eeprom_band_7);
  4294. *eeprom_ch_info = priv->eeprom.band_52_channels;
  4295. *eeprom_ch_index = iwl4965_eeprom_band_7;
  4296. break;
  4297. default:
  4298. BUG();
  4299. return;
  4300. }
  4301. }
  4302. /**
  4303. * iwl4965_get_channel_info - Find driver's private channel info
  4304. *
  4305. * Based on band and channel number.
  4306. */
  4307. const struct iwl4965_channel_info *iwl4965_get_channel_info(const struct iwl_priv *priv,
  4308. enum ieee80211_band band, u16 channel)
  4309. {
  4310. int i;
  4311. switch (band) {
  4312. case IEEE80211_BAND_5GHZ:
  4313. for (i = 14; i < priv->channel_count; i++) {
  4314. if (priv->channel_info[i].channel == channel)
  4315. return &priv->channel_info[i];
  4316. }
  4317. break;
  4318. case IEEE80211_BAND_2GHZ:
  4319. if (channel >= 1 && channel <= 14)
  4320. return &priv->channel_info[channel - 1];
  4321. break;
  4322. default:
  4323. BUG();
  4324. }
  4325. return NULL;
  4326. }
  4327. #define CHECK_AND_PRINT(x) ((eeprom_ch_info[ch].flags & EEPROM_CHANNEL_##x) \
  4328. ? # x " " : "")
  4329. /**
  4330. * iwl4965_init_channel_map - Set up driver's info for all possible channels
  4331. */
  4332. static int iwl4965_init_channel_map(struct iwl_priv *priv)
  4333. {
  4334. int eeprom_ch_count = 0;
  4335. const u8 *eeprom_ch_index = NULL;
  4336. const struct iwl4965_eeprom_channel *eeprom_ch_info = NULL;
  4337. int band, ch;
  4338. struct iwl4965_channel_info *ch_info;
  4339. if (priv->channel_count) {
  4340. IWL_DEBUG_INFO("Channel map already initialized.\n");
  4341. return 0;
  4342. }
  4343. if (priv->eeprom.version < 0x2f) {
  4344. IWL_WARNING("Unsupported EEPROM version: 0x%04X\n",
  4345. priv->eeprom.version);
  4346. return -EINVAL;
  4347. }
  4348. IWL_DEBUG_INFO("Initializing regulatory info from EEPROM\n");
  4349. priv->channel_count =
  4350. ARRAY_SIZE(iwl4965_eeprom_band_1) +
  4351. ARRAY_SIZE(iwl4965_eeprom_band_2) +
  4352. ARRAY_SIZE(iwl4965_eeprom_band_3) +
  4353. ARRAY_SIZE(iwl4965_eeprom_band_4) +
  4354. ARRAY_SIZE(iwl4965_eeprom_band_5);
  4355. IWL_DEBUG_INFO("Parsing data for %d channels.\n", priv->channel_count);
  4356. priv->channel_info = kzalloc(sizeof(struct iwl4965_channel_info) *
  4357. priv->channel_count, GFP_KERNEL);
  4358. if (!priv->channel_info) {
  4359. IWL_ERROR("Could not allocate channel_info\n");
  4360. priv->channel_count = 0;
  4361. return -ENOMEM;
  4362. }
  4363. ch_info = priv->channel_info;
  4364. /* Loop through the 5 EEPROM bands adding them in order to the
  4365. * channel map we maintain (that contains additional information than
  4366. * what just in the EEPROM) */
  4367. for (band = 1; band <= 5; band++) {
  4368. iwl4965_init_band_reference(priv, band, &eeprom_ch_count,
  4369. &eeprom_ch_info, &eeprom_ch_index);
  4370. /* Loop through each band adding each of the channels */
  4371. for (ch = 0; ch < eeprom_ch_count; ch++) {
  4372. ch_info->channel = eeprom_ch_index[ch];
  4373. ch_info->band = (band == 1) ? IEEE80211_BAND_2GHZ :
  4374. IEEE80211_BAND_5GHZ;
  4375. /* permanently store EEPROM's channel regulatory flags
  4376. * and max power in channel info database. */
  4377. ch_info->eeprom = eeprom_ch_info[ch];
  4378. /* Copy the run-time flags so they are there even on
  4379. * invalid channels */
  4380. ch_info->flags = eeprom_ch_info[ch].flags;
  4381. if (!(is_channel_valid(ch_info))) {
  4382. IWL_DEBUG_INFO("Ch. %d Flags %x [%sGHz] - "
  4383. "No traffic\n",
  4384. ch_info->channel,
  4385. ch_info->flags,
  4386. is_channel_a_band(ch_info) ?
  4387. "5.2" : "2.4");
  4388. ch_info++;
  4389. continue;
  4390. }
  4391. /* Initialize regulatory-based run-time data */
  4392. ch_info->max_power_avg = ch_info->curr_txpow =
  4393. eeprom_ch_info[ch].max_power_avg;
  4394. ch_info->scan_power = eeprom_ch_info[ch].max_power_avg;
  4395. ch_info->min_power = 0;
  4396. IWL_DEBUG_INFO("Ch. %d [%sGHz] %s%s%s%s%s%s%s(0x%02x"
  4397. " %ddBm): Ad-Hoc %ssupported\n",
  4398. ch_info->channel,
  4399. is_channel_a_band(ch_info) ?
  4400. "5.2" : "2.4",
  4401. CHECK_AND_PRINT(VALID),
  4402. CHECK_AND_PRINT(IBSS),
  4403. CHECK_AND_PRINT(ACTIVE),
  4404. CHECK_AND_PRINT(RADAR),
  4405. CHECK_AND_PRINT(WIDE),
  4406. CHECK_AND_PRINT(NARROW),
  4407. CHECK_AND_PRINT(DFS),
  4408. eeprom_ch_info[ch].flags,
  4409. eeprom_ch_info[ch].max_power_avg,
  4410. ((eeprom_ch_info[ch].
  4411. flags & EEPROM_CHANNEL_IBSS)
  4412. && !(eeprom_ch_info[ch].
  4413. flags & EEPROM_CHANNEL_RADAR))
  4414. ? "" : "not ");
  4415. /* Set the user_txpower_limit to the highest power
  4416. * supported by any channel */
  4417. if (eeprom_ch_info[ch].max_power_avg >
  4418. priv->user_txpower_limit)
  4419. priv->user_txpower_limit =
  4420. eeprom_ch_info[ch].max_power_avg;
  4421. ch_info++;
  4422. }
  4423. }
  4424. /* Two additional EEPROM bands for 2.4 and 5 GHz FAT channels */
  4425. for (band = 6; band <= 7; band++) {
  4426. enum ieee80211_band ieeeband;
  4427. u8 fat_extension_chan;
  4428. iwl4965_init_band_reference(priv, band, &eeprom_ch_count,
  4429. &eeprom_ch_info, &eeprom_ch_index);
  4430. /* EEPROM band 6 is 2.4, band 7 is 5 GHz */
  4431. ieeeband = (band == 6) ? IEEE80211_BAND_2GHZ : IEEE80211_BAND_5GHZ;
  4432. /* Loop through each band adding each of the channels */
  4433. for (ch = 0; ch < eeprom_ch_count; ch++) {
  4434. if ((band == 6) &&
  4435. ((eeprom_ch_index[ch] == 5) ||
  4436. (eeprom_ch_index[ch] == 6) ||
  4437. (eeprom_ch_index[ch] == 7)))
  4438. fat_extension_chan = HT_IE_EXT_CHANNEL_MAX;
  4439. else
  4440. fat_extension_chan = HT_IE_EXT_CHANNEL_ABOVE;
  4441. /* Set up driver's info for lower half */
  4442. iwl4965_set_fat_chan_info(priv, ieeeband,
  4443. eeprom_ch_index[ch],
  4444. &(eeprom_ch_info[ch]),
  4445. fat_extension_chan);
  4446. /* Set up driver's info for upper half */
  4447. iwl4965_set_fat_chan_info(priv, ieeeband,
  4448. (eeprom_ch_index[ch] + 4),
  4449. &(eeprom_ch_info[ch]),
  4450. HT_IE_EXT_CHANNEL_BELOW);
  4451. }
  4452. }
  4453. return 0;
  4454. }
  4455. /*
  4456. * iwl4965_free_channel_map - undo allocations in iwl4965_init_channel_map
  4457. */
  4458. static void iwl4965_free_channel_map(struct iwl_priv *priv)
  4459. {
  4460. kfree(priv->channel_info);
  4461. priv->channel_count = 0;
  4462. }
  4463. /* For active scan, listen ACTIVE_DWELL_TIME (msec) on each channel after
  4464. * sending probe req. This should be set long enough to hear probe responses
  4465. * from more than one AP. */
  4466. #define IWL_ACTIVE_DWELL_TIME_24 (20) /* all times in msec */
  4467. #define IWL_ACTIVE_DWELL_TIME_52 (10)
  4468. /* For faster active scanning, scan will move to the next channel if fewer than
  4469. * PLCP_QUIET_THRESH packets are heard on this channel within
  4470. * ACTIVE_QUIET_TIME after sending probe request. This shortens the dwell
  4471. * time if it's a quiet channel (nothing responded to our probe, and there's
  4472. * no other traffic).
  4473. * Disable "quiet" feature by setting PLCP_QUIET_THRESH to 0. */
  4474. #define IWL_PLCP_QUIET_THRESH __constant_cpu_to_le16(1) /* packets */
  4475. #define IWL_ACTIVE_QUIET_TIME __constant_cpu_to_le16(5) /* msec */
  4476. /* For passive scan, listen PASSIVE_DWELL_TIME (msec) on each channel.
  4477. * Must be set longer than active dwell time.
  4478. * For the most reliable scan, set > AP beacon interval (typically 100msec). */
  4479. #define IWL_PASSIVE_DWELL_TIME_24 (20) /* all times in msec */
  4480. #define IWL_PASSIVE_DWELL_TIME_52 (10)
  4481. #define IWL_PASSIVE_DWELL_BASE (100)
  4482. #define IWL_CHANNEL_TUNE_TIME 5
  4483. static inline u16 iwl4965_get_active_dwell_time(struct iwl_priv *priv,
  4484. enum ieee80211_band band)
  4485. {
  4486. if (band == IEEE80211_BAND_5GHZ)
  4487. return IWL_ACTIVE_DWELL_TIME_52;
  4488. else
  4489. return IWL_ACTIVE_DWELL_TIME_24;
  4490. }
  4491. static u16 iwl4965_get_passive_dwell_time(struct iwl_priv *priv,
  4492. enum ieee80211_band band)
  4493. {
  4494. u16 active = iwl4965_get_active_dwell_time(priv, band);
  4495. u16 passive = (band != IEEE80211_BAND_5GHZ) ?
  4496. IWL_PASSIVE_DWELL_BASE + IWL_PASSIVE_DWELL_TIME_24 :
  4497. IWL_PASSIVE_DWELL_BASE + IWL_PASSIVE_DWELL_TIME_52;
  4498. if (iwl4965_is_associated(priv)) {
  4499. /* If we're associated, we clamp the maximum passive
  4500. * dwell time to be 98% of the beacon interval (minus
  4501. * 2 * channel tune time) */
  4502. passive = priv->beacon_int;
  4503. if ((passive > IWL_PASSIVE_DWELL_BASE) || !passive)
  4504. passive = IWL_PASSIVE_DWELL_BASE;
  4505. passive = (passive * 98) / 100 - IWL_CHANNEL_TUNE_TIME * 2;
  4506. }
  4507. if (passive <= active)
  4508. passive = active + 1;
  4509. return passive;
  4510. }
  4511. static int iwl4965_get_channels_for_scan(struct iwl_priv *priv,
  4512. enum ieee80211_band band,
  4513. u8 is_active, u8 direct_mask,
  4514. struct iwl4965_scan_channel *scan_ch)
  4515. {
  4516. const struct ieee80211_channel *channels = NULL;
  4517. const struct ieee80211_supported_band *sband;
  4518. const struct iwl4965_channel_info *ch_info;
  4519. u16 passive_dwell = 0;
  4520. u16 active_dwell = 0;
  4521. int added, i;
  4522. sband = iwl4965_get_hw_mode(priv, band);
  4523. if (!sband)
  4524. return 0;
  4525. channels = sband->channels;
  4526. active_dwell = iwl4965_get_active_dwell_time(priv, band);
  4527. passive_dwell = iwl4965_get_passive_dwell_time(priv, band);
  4528. for (i = 0, added = 0; i < sband->n_channels; i++) {
  4529. if (ieee80211_frequency_to_channel(channels[i].center_freq) ==
  4530. le16_to_cpu(priv->active_rxon.channel)) {
  4531. if (iwl4965_is_associated(priv)) {
  4532. IWL_DEBUG_SCAN
  4533. ("Skipping current channel %d\n",
  4534. le16_to_cpu(priv->active_rxon.channel));
  4535. continue;
  4536. }
  4537. } else if (priv->only_active_channel)
  4538. continue;
  4539. scan_ch->channel = ieee80211_frequency_to_channel(channels[i].center_freq);
  4540. ch_info = iwl4965_get_channel_info(priv, band,
  4541. scan_ch->channel);
  4542. if (!is_channel_valid(ch_info)) {
  4543. IWL_DEBUG_SCAN("Channel %d is INVALID for this SKU.\n",
  4544. scan_ch->channel);
  4545. continue;
  4546. }
  4547. if (!is_active || is_channel_passive(ch_info) ||
  4548. (channels[i].flags & IEEE80211_CHAN_PASSIVE_SCAN))
  4549. scan_ch->type = 0; /* passive */
  4550. else
  4551. scan_ch->type = 1; /* active */
  4552. if (scan_ch->type & 1)
  4553. scan_ch->type |= (direct_mask << 1);
  4554. if (is_channel_narrow(ch_info))
  4555. scan_ch->type |= (1 << 7);
  4556. scan_ch->active_dwell = cpu_to_le16(active_dwell);
  4557. scan_ch->passive_dwell = cpu_to_le16(passive_dwell);
  4558. /* Set txpower levels to defaults */
  4559. scan_ch->tpc.dsp_atten = 110;
  4560. /* scan_pwr_info->tpc.dsp_atten; */
  4561. /*scan_pwr_info->tpc.tx_gain; */
  4562. if (band == IEEE80211_BAND_5GHZ)
  4563. scan_ch->tpc.tx_gain = ((1 << 5) | (3 << 3)) | 3;
  4564. else {
  4565. scan_ch->tpc.tx_gain = ((1 << 5) | (5 << 3));
  4566. /* NOTE: if we were doing 6Mb OFDM for scans we'd use
  4567. * power level:
  4568. * scan_ch->tpc.tx_gain = ((1 << 5) | (2 << 3)) | 3;
  4569. */
  4570. }
  4571. IWL_DEBUG_SCAN("Scanning %d [%s %d]\n",
  4572. scan_ch->channel,
  4573. (scan_ch->type & 1) ? "ACTIVE" : "PASSIVE",
  4574. (scan_ch->type & 1) ?
  4575. active_dwell : passive_dwell);
  4576. scan_ch++;
  4577. added++;
  4578. }
  4579. IWL_DEBUG_SCAN("total channels to scan %d \n", added);
  4580. return added;
  4581. }
  4582. static void iwl4965_init_hw_rates(struct iwl_priv *priv,
  4583. struct ieee80211_rate *rates)
  4584. {
  4585. int i;
  4586. for (i = 0; i < IWL_RATE_COUNT; i++) {
  4587. rates[i].bitrate = iwl4965_rates[i].ieee * 5;
  4588. rates[i].hw_value = i; /* Rate scaling will work on indexes */
  4589. rates[i].hw_value_short = i;
  4590. rates[i].flags = 0;
  4591. if ((i > IWL_LAST_OFDM_RATE) || (i < IWL_FIRST_OFDM_RATE)) {
  4592. /*
  4593. * If CCK != 1M then set short preamble rate flag.
  4594. */
  4595. rates[i].flags |=
  4596. (iwl4965_rates[i].plcp == IWL_RATE_1M_PLCP) ?
  4597. 0 : IEEE80211_RATE_SHORT_PREAMBLE;
  4598. }
  4599. }
  4600. }
  4601. /**
  4602. * iwl4965_init_geos - Initialize mac80211's geo/channel info based from eeprom
  4603. */
  4604. static int iwl4965_init_geos(struct iwl_priv *priv)
  4605. {
  4606. struct iwl4965_channel_info *ch;
  4607. struct ieee80211_supported_band *sband;
  4608. struct ieee80211_channel *channels;
  4609. struct ieee80211_channel *geo_ch;
  4610. struct ieee80211_rate *rates;
  4611. int i = 0;
  4612. if (priv->bands[IEEE80211_BAND_2GHZ].n_bitrates ||
  4613. priv->bands[IEEE80211_BAND_5GHZ].n_bitrates) {
  4614. IWL_DEBUG_INFO("Geography modes already initialized.\n");
  4615. set_bit(STATUS_GEO_CONFIGURED, &priv->status);
  4616. return 0;
  4617. }
  4618. channels = kzalloc(sizeof(struct ieee80211_channel) *
  4619. priv->channel_count, GFP_KERNEL);
  4620. if (!channels)
  4621. return -ENOMEM;
  4622. rates = kzalloc((sizeof(struct ieee80211_rate) * (IWL_RATE_COUNT + 1)),
  4623. GFP_KERNEL);
  4624. if (!rates) {
  4625. kfree(channels);
  4626. return -ENOMEM;
  4627. }
  4628. /* 5.2GHz channels start after the 2.4GHz channels */
  4629. sband = &priv->bands[IEEE80211_BAND_5GHZ];
  4630. sband->channels = &channels[ARRAY_SIZE(iwl4965_eeprom_band_1)];
  4631. /* just OFDM */
  4632. sband->bitrates = &rates[IWL_FIRST_OFDM_RATE];
  4633. sband->n_bitrates = IWL_RATE_COUNT - IWL_FIRST_OFDM_RATE;
  4634. iwl4965_init_ht_hw_capab(&sband->ht_info, IEEE80211_BAND_5GHZ);
  4635. sband = &priv->bands[IEEE80211_BAND_2GHZ];
  4636. sband->channels = channels;
  4637. /* OFDM & CCK */
  4638. sband->bitrates = rates;
  4639. sband->n_bitrates = IWL_RATE_COUNT;
  4640. iwl4965_init_ht_hw_capab(&sband->ht_info, IEEE80211_BAND_2GHZ);
  4641. priv->ieee_channels = channels;
  4642. priv->ieee_rates = rates;
  4643. iwl4965_init_hw_rates(priv, rates);
  4644. for (i = 0; i < priv->channel_count; i++) {
  4645. ch = &priv->channel_info[i];
  4646. /* FIXME: might be removed if scan is OK */
  4647. if (!is_channel_valid(ch))
  4648. continue;
  4649. if (is_channel_a_band(ch))
  4650. sband = &priv->bands[IEEE80211_BAND_5GHZ];
  4651. else
  4652. sband = &priv->bands[IEEE80211_BAND_2GHZ];
  4653. geo_ch = &sband->channels[sband->n_channels++];
  4654. geo_ch->center_freq = ieee80211_channel_to_frequency(ch->channel);
  4655. geo_ch->max_power = ch->max_power_avg;
  4656. geo_ch->max_antenna_gain = 0xff;
  4657. geo_ch->hw_value = ch->channel;
  4658. if (is_channel_valid(ch)) {
  4659. if (!(ch->flags & EEPROM_CHANNEL_IBSS))
  4660. geo_ch->flags |= IEEE80211_CHAN_NO_IBSS;
  4661. if (!(ch->flags & EEPROM_CHANNEL_ACTIVE))
  4662. geo_ch->flags |= IEEE80211_CHAN_PASSIVE_SCAN;
  4663. if (ch->flags & EEPROM_CHANNEL_RADAR)
  4664. geo_ch->flags |= IEEE80211_CHAN_RADAR;
  4665. if (ch->max_power_avg > priv->max_channel_txpower_limit)
  4666. priv->max_channel_txpower_limit =
  4667. ch->max_power_avg;
  4668. } else {
  4669. geo_ch->flags |= IEEE80211_CHAN_DISABLED;
  4670. }
  4671. /* Save flags for reg domain usage */
  4672. geo_ch->orig_flags = geo_ch->flags;
  4673. IWL_DEBUG_INFO("Channel %d Freq=%d[%sGHz] %s flag=0%X\n",
  4674. ch->channel, geo_ch->center_freq,
  4675. is_channel_a_band(ch) ? "5.2" : "2.4",
  4676. geo_ch->flags & IEEE80211_CHAN_DISABLED ?
  4677. "restricted" : "valid",
  4678. geo_ch->flags);
  4679. }
  4680. if ((priv->bands[IEEE80211_BAND_5GHZ].n_channels == 0) &&
  4681. priv->cfg->sku & IWL_SKU_A) {
  4682. printk(KERN_INFO DRV_NAME
  4683. ": Incorrectly detected BG card as ABG. Please send "
  4684. "your PCI ID 0x%04X:0x%04X to maintainer.\n",
  4685. priv->pci_dev->device, priv->pci_dev->subsystem_device);
  4686. priv->cfg->sku &= ~IWL_SKU_A;
  4687. }
  4688. printk(KERN_INFO DRV_NAME
  4689. ": Tunable channels: %d 802.11bg, %d 802.11a channels\n",
  4690. priv->bands[IEEE80211_BAND_2GHZ].n_channels,
  4691. priv->bands[IEEE80211_BAND_5GHZ].n_channels);
  4692. priv->hw->wiphy->bands[IEEE80211_BAND_2GHZ] = &priv->bands[IEEE80211_BAND_2GHZ];
  4693. priv->hw->wiphy->bands[IEEE80211_BAND_5GHZ] = &priv->bands[IEEE80211_BAND_5GHZ];
  4694. set_bit(STATUS_GEO_CONFIGURED, &priv->status);
  4695. return 0;
  4696. }
  4697. /*
  4698. * iwl4965_free_geos - undo allocations in iwl4965_init_geos
  4699. */
  4700. static void iwl4965_free_geos(struct iwl_priv *priv)
  4701. {
  4702. kfree(priv->ieee_channels);
  4703. kfree(priv->ieee_rates);
  4704. clear_bit(STATUS_GEO_CONFIGURED, &priv->status);
  4705. }
  4706. /******************************************************************************
  4707. *
  4708. * uCode download functions
  4709. *
  4710. ******************************************************************************/
  4711. static void iwl4965_dealloc_ucode_pci(struct iwl_priv *priv)
  4712. {
  4713. iwl_free_fw_desc(priv->pci_dev, &priv->ucode_code);
  4714. iwl_free_fw_desc(priv->pci_dev, &priv->ucode_data);
  4715. iwl_free_fw_desc(priv->pci_dev, &priv->ucode_data_backup);
  4716. iwl_free_fw_desc(priv->pci_dev, &priv->ucode_init);
  4717. iwl_free_fw_desc(priv->pci_dev, &priv->ucode_init_data);
  4718. iwl_free_fw_desc(priv->pci_dev, &priv->ucode_boot);
  4719. }
  4720. /**
  4721. * iwl4965_verify_inst_full - verify runtime uCode image in card vs. host,
  4722. * looking at all data.
  4723. */
  4724. static int iwl4965_verify_inst_full(struct iwl_priv *priv, __le32 *image,
  4725. u32 len)
  4726. {
  4727. u32 val;
  4728. u32 save_len = len;
  4729. int rc = 0;
  4730. u32 errcnt;
  4731. IWL_DEBUG_INFO("ucode inst image size is %u\n", len);
  4732. rc = iwl4965_grab_nic_access(priv);
  4733. if (rc)
  4734. return rc;
  4735. iwl4965_write_direct32(priv, HBUS_TARG_MEM_RADDR, RTC_INST_LOWER_BOUND);
  4736. errcnt = 0;
  4737. for (; len > 0; len -= sizeof(u32), image++) {
  4738. /* read data comes through single port, auto-incr addr */
  4739. /* NOTE: Use the debugless read so we don't flood kernel log
  4740. * if IWL_DL_IO is set */
  4741. val = _iwl4965_read_direct32(priv, HBUS_TARG_MEM_RDAT);
  4742. if (val != le32_to_cpu(*image)) {
  4743. IWL_ERROR("uCode INST section is invalid at "
  4744. "offset 0x%x, is 0x%x, s/b 0x%x\n",
  4745. save_len - len, val, le32_to_cpu(*image));
  4746. rc = -EIO;
  4747. errcnt++;
  4748. if (errcnt >= 20)
  4749. break;
  4750. }
  4751. }
  4752. iwl4965_release_nic_access(priv);
  4753. if (!errcnt)
  4754. IWL_DEBUG_INFO
  4755. ("ucode image in INSTRUCTION memory is good\n");
  4756. return rc;
  4757. }
  4758. /**
  4759. * iwl4965_verify_inst_sparse - verify runtime uCode image in card vs. host,
  4760. * using sample data 100 bytes apart. If these sample points are good,
  4761. * it's a pretty good bet that everything between them is good, too.
  4762. */
  4763. static int iwl4965_verify_inst_sparse(struct iwl_priv *priv, __le32 *image, u32 len)
  4764. {
  4765. u32 val;
  4766. int rc = 0;
  4767. u32 errcnt = 0;
  4768. u32 i;
  4769. IWL_DEBUG_INFO("ucode inst image size is %u\n", len);
  4770. rc = iwl4965_grab_nic_access(priv);
  4771. if (rc)
  4772. return rc;
  4773. for (i = 0; i < len; i += 100, image += 100/sizeof(u32)) {
  4774. /* read data comes through single port, auto-incr addr */
  4775. /* NOTE: Use the debugless read so we don't flood kernel log
  4776. * if IWL_DL_IO is set */
  4777. iwl4965_write_direct32(priv, HBUS_TARG_MEM_RADDR,
  4778. i + RTC_INST_LOWER_BOUND);
  4779. val = _iwl4965_read_direct32(priv, HBUS_TARG_MEM_RDAT);
  4780. if (val != le32_to_cpu(*image)) {
  4781. #if 0 /* Enable this if you want to see details */
  4782. IWL_ERROR("uCode INST section is invalid at "
  4783. "offset 0x%x, is 0x%x, s/b 0x%x\n",
  4784. i, val, *image);
  4785. #endif
  4786. rc = -EIO;
  4787. errcnt++;
  4788. if (errcnt >= 3)
  4789. break;
  4790. }
  4791. }
  4792. iwl4965_release_nic_access(priv);
  4793. return rc;
  4794. }
  4795. /**
  4796. * iwl4965_verify_ucode - determine which instruction image is in SRAM,
  4797. * and verify its contents
  4798. */
  4799. static int iwl4965_verify_ucode(struct iwl_priv *priv)
  4800. {
  4801. __le32 *image;
  4802. u32 len;
  4803. int rc = 0;
  4804. /* Try bootstrap */
  4805. image = (__le32 *)priv->ucode_boot.v_addr;
  4806. len = priv->ucode_boot.len;
  4807. rc = iwl4965_verify_inst_sparse(priv, image, len);
  4808. if (rc == 0) {
  4809. IWL_DEBUG_INFO("Bootstrap uCode is good in inst SRAM\n");
  4810. return 0;
  4811. }
  4812. /* Try initialize */
  4813. image = (__le32 *)priv->ucode_init.v_addr;
  4814. len = priv->ucode_init.len;
  4815. rc = iwl4965_verify_inst_sparse(priv, image, len);
  4816. if (rc == 0) {
  4817. IWL_DEBUG_INFO("Initialize uCode is good in inst SRAM\n");
  4818. return 0;
  4819. }
  4820. /* Try runtime/protocol */
  4821. image = (__le32 *)priv->ucode_code.v_addr;
  4822. len = priv->ucode_code.len;
  4823. rc = iwl4965_verify_inst_sparse(priv, image, len);
  4824. if (rc == 0) {
  4825. IWL_DEBUG_INFO("Runtime uCode is good in inst SRAM\n");
  4826. return 0;
  4827. }
  4828. IWL_ERROR("NO VALID UCODE IMAGE IN INSTRUCTION SRAM!!\n");
  4829. /* Since nothing seems to match, show first several data entries in
  4830. * instruction SRAM, so maybe visual inspection will give a clue.
  4831. * Selection of bootstrap image (vs. other images) is arbitrary. */
  4832. image = (__le32 *)priv->ucode_boot.v_addr;
  4833. len = priv->ucode_boot.len;
  4834. rc = iwl4965_verify_inst_full(priv, image, len);
  4835. return rc;
  4836. }
  4837. /* check contents of special bootstrap uCode SRAM */
  4838. static int iwl4965_verify_bsm(struct iwl_priv *priv)
  4839. {
  4840. __le32 *image = priv->ucode_boot.v_addr;
  4841. u32 len = priv->ucode_boot.len;
  4842. u32 reg;
  4843. u32 val;
  4844. IWL_DEBUG_INFO("Begin verify bsm\n");
  4845. /* verify BSM SRAM contents */
  4846. val = iwl4965_read_prph(priv, BSM_WR_DWCOUNT_REG);
  4847. for (reg = BSM_SRAM_LOWER_BOUND;
  4848. reg < BSM_SRAM_LOWER_BOUND + len;
  4849. reg += sizeof(u32), image ++) {
  4850. val = iwl4965_read_prph(priv, reg);
  4851. if (val != le32_to_cpu(*image)) {
  4852. IWL_ERROR("BSM uCode verification failed at "
  4853. "addr 0x%08X+%u (of %u), is 0x%x, s/b 0x%x\n",
  4854. BSM_SRAM_LOWER_BOUND,
  4855. reg - BSM_SRAM_LOWER_BOUND, len,
  4856. val, le32_to_cpu(*image));
  4857. return -EIO;
  4858. }
  4859. }
  4860. IWL_DEBUG_INFO("BSM bootstrap uCode image OK\n");
  4861. return 0;
  4862. }
  4863. /**
  4864. * iwl4965_load_bsm - Load bootstrap instructions
  4865. *
  4866. * BSM operation:
  4867. *
  4868. * The Bootstrap State Machine (BSM) stores a short bootstrap uCode program
  4869. * in special SRAM that does not power down during RFKILL. When powering back
  4870. * up after power-saving sleeps (or during initial uCode load), the BSM loads
  4871. * the bootstrap program into the on-board processor, and starts it.
  4872. *
  4873. * The bootstrap program loads (via DMA) instructions and data for a new
  4874. * program from host DRAM locations indicated by the host driver in the
  4875. * BSM_DRAM_* registers. Once the new program is loaded, it starts
  4876. * automatically.
  4877. *
  4878. * When initializing the NIC, the host driver points the BSM to the
  4879. * "initialize" uCode image. This uCode sets up some internal data, then
  4880. * notifies host via "initialize alive" that it is complete.
  4881. *
  4882. * The host then replaces the BSM_DRAM_* pointer values to point to the
  4883. * normal runtime uCode instructions and a backup uCode data cache buffer
  4884. * (filled initially with starting data values for the on-board processor),
  4885. * then triggers the "initialize" uCode to load and launch the runtime uCode,
  4886. * which begins normal operation.
  4887. *
  4888. * When doing a power-save shutdown, runtime uCode saves data SRAM into
  4889. * the backup data cache in DRAM before SRAM is powered down.
  4890. *
  4891. * When powering back up, the BSM loads the bootstrap program. This reloads
  4892. * the runtime uCode instructions and the backup data cache into SRAM,
  4893. * and re-launches the runtime uCode from where it left off.
  4894. */
  4895. static int iwl4965_load_bsm(struct iwl_priv *priv)
  4896. {
  4897. __le32 *image = priv->ucode_boot.v_addr;
  4898. u32 len = priv->ucode_boot.len;
  4899. dma_addr_t pinst;
  4900. dma_addr_t pdata;
  4901. u32 inst_len;
  4902. u32 data_len;
  4903. int rc;
  4904. int i;
  4905. u32 done;
  4906. u32 reg_offset;
  4907. IWL_DEBUG_INFO("Begin load bsm\n");
  4908. /* make sure bootstrap program is no larger than BSM's SRAM size */
  4909. if (len > IWL_MAX_BSM_SIZE)
  4910. return -EINVAL;
  4911. /* Tell bootstrap uCode where to find the "Initialize" uCode
  4912. * in host DRAM ... host DRAM physical address bits 35:4 for 4965.
  4913. * NOTE: iwl4965_initialize_alive_start() will replace these values,
  4914. * after the "initialize" uCode has run, to point to
  4915. * runtime/protocol instructions and backup data cache. */
  4916. pinst = priv->ucode_init.p_addr >> 4;
  4917. pdata = priv->ucode_init_data.p_addr >> 4;
  4918. inst_len = priv->ucode_init.len;
  4919. data_len = priv->ucode_init_data.len;
  4920. rc = iwl4965_grab_nic_access(priv);
  4921. if (rc)
  4922. return rc;
  4923. iwl4965_write_prph(priv, BSM_DRAM_INST_PTR_REG, pinst);
  4924. iwl4965_write_prph(priv, BSM_DRAM_DATA_PTR_REG, pdata);
  4925. iwl4965_write_prph(priv, BSM_DRAM_INST_BYTECOUNT_REG, inst_len);
  4926. iwl4965_write_prph(priv, BSM_DRAM_DATA_BYTECOUNT_REG, data_len);
  4927. /* Fill BSM memory with bootstrap instructions */
  4928. for (reg_offset = BSM_SRAM_LOWER_BOUND;
  4929. reg_offset < BSM_SRAM_LOWER_BOUND + len;
  4930. reg_offset += sizeof(u32), image++)
  4931. _iwl4965_write_prph(priv, reg_offset,
  4932. le32_to_cpu(*image));
  4933. rc = iwl4965_verify_bsm(priv);
  4934. if (rc) {
  4935. iwl4965_release_nic_access(priv);
  4936. return rc;
  4937. }
  4938. /* Tell BSM to copy from BSM SRAM into instruction SRAM, when asked */
  4939. iwl4965_write_prph(priv, BSM_WR_MEM_SRC_REG, 0x0);
  4940. iwl4965_write_prph(priv, BSM_WR_MEM_DST_REG,
  4941. RTC_INST_LOWER_BOUND);
  4942. iwl4965_write_prph(priv, BSM_WR_DWCOUNT_REG, len / sizeof(u32));
  4943. /* Load bootstrap code into instruction SRAM now,
  4944. * to prepare to load "initialize" uCode */
  4945. iwl4965_write_prph(priv, BSM_WR_CTRL_REG,
  4946. BSM_WR_CTRL_REG_BIT_START);
  4947. /* Wait for load of bootstrap uCode to finish */
  4948. for (i = 0; i < 100; i++) {
  4949. done = iwl4965_read_prph(priv, BSM_WR_CTRL_REG);
  4950. if (!(done & BSM_WR_CTRL_REG_BIT_START))
  4951. break;
  4952. udelay(10);
  4953. }
  4954. if (i < 100)
  4955. IWL_DEBUG_INFO("BSM write complete, poll %d iterations\n", i);
  4956. else {
  4957. IWL_ERROR("BSM write did not complete!\n");
  4958. return -EIO;
  4959. }
  4960. /* Enable future boot loads whenever power management unit triggers it
  4961. * (e.g. when powering back up after power-save shutdown) */
  4962. iwl4965_write_prph(priv, BSM_WR_CTRL_REG,
  4963. BSM_WR_CTRL_REG_BIT_START_EN);
  4964. iwl4965_release_nic_access(priv);
  4965. return 0;
  4966. }
  4967. static void iwl4965_nic_start(struct iwl_priv *priv)
  4968. {
  4969. /* Remove all resets to allow NIC to operate */
  4970. iwl4965_write32(priv, CSR_RESET, 0);
  4971. }
  4972. /**
  4973. * iwl4965_read_ucode - Read uCode images from disk file.
  4974. *
  4975. * Copy into buffers for card to fetch via bus-mastering
  4976. */
  4977. static int iwl4965_read_ucode(struct iwl_priv *priv)
  4978. {
  4979. struct iwl4965_ucode *ucode;
  4980. int ret;
  4981. const struct firmware *ucode_raw;
  4982. const char *name = priv->cfg->fw_name;
  4983. u8 *src;
  4984. size_t len;
  4985. u32 ver, inst_size, data_size, init_size, init_data_size, boot_size;
  4986. /* Ask kernel firmware_class module to get the boot firmware off disk.
  4987. * request_firmware() is synchronous, file is in memory on return. */
  4988. ret = request_firmware(&ucode_raw, name, &priv->pci_dev->dev);
  4989. if (ret < 0) {
  4990. IWL_ERROR("%s firmware file req failed: Reason %d\n",
  4991. name, ret);
  4992. goto error;
  4993. }
  4994. IWL_DEBUG_INFO("Got firmware '%s' file (%zd bytes) from disk\n",
  4995. name, ucode_raw->size);
  4996. /* Make sure that we got at least our header! */
  4997. if (ucode_raw->size < sizeof(*ucode)) {
  4998. IWL_ERROR("File size way too small!\n");
  4999. ret = -EINVAL;
  5000. goto err_release;
  5001. }
  5002. /* Data from ucode file: header followed by uCode images */
  5003. ucode = (void *)ucode_raw->data;
  5004. ver = le32_to_cpu(ucode->ver);
  5005. inst_size = le32_to_cpu(ucode->inst_size);
  5006. data_size = le32_to_cpu(ucode->data_size);
  5007. init_size = le32_to_cpu(ucode->init_size);
  5008. init_data_size = le32_to_cpu(ucode->init_data_size);
  5009. boot_size = le32_to_cpu(ucode->boot_size);
  5010. IWL_DEBUG_INFO("f/w package hdr ucode version = 0x%x\n", ver);
  5011. IWL_DEBUG_INFO("f/w package hdr runtime inst size = %u\n",
  5012. inst_size);
  5013. IWL_DEBUG_INFO("f/w package hdr runtime data size = %u\n",
  5014. data_size);
  5015. IWL_DEBUG_INFO("f/w package hdr init inst size = %u\n",
  5016. init_size);
  5017. IWL_DEBUG_INFO("f/w package hdr init data size = %u\n",
  5018. init_data_size);
  5019. IWL_DEBUG_INFO("f/w package hdr boot inst size = %u\n",
  5020. boot_size);
  5021. /* Verify size of file vs. image size info in file's header */
  5022. if (ucode_raw->size < sizeof(*ucode) +
  5023. inst_size + data_size + init_size +
  5024. init_data_size + boot_size) {
  5025. IWL_DEBUG_INFO("uCode file size %d too small\n",
  5026. (int)ucode_raw->size);
  5027. ret = -EINVAL;
  5028. goto err_release;
  5029. }
  5030. /* Verify that uCode images will fit in card's SRAM */
  5031. if (inst_size > IWL_MAX_INST_SIZE) {
  5032. IWL_DEBUG_INFO("uCode instr len %d too large to fit in\n",
  5033. inst_size);
  5034. ret = -EINVAL;
  5035. goto err_release;
  5036. }
  5037. if (data_size > IWL_MAX_DATA_SIZE) {
  5038. IWL_DEBUG_INFO("uCode data len %d too large to fit in\n",
  5039. data_size);
  5040. ret = -EINVAL;
  5041. goto err_release;
  5042. }
  5043. if (init_size > IWL_MAX_INST_SIZE) {
  5044. IWL_DEBUG_INFO
  5045. ("uCode init instr len %d too large to fit in\n",
  5046. init_size);
  5047. ret = -EINVAL;
  5048. goto err_release;
  5049. }
  5050. if (init_data_size > IWL_MAX_DATA_SIZE) {
  5051. IWL_DEBUG_INFO
  5052. ("uCode init data len %d too large to fit in\n",
  5053. init_data_size);
  5054. ret = -EINVAL;
  5055. goto err_release;
  5056. }
  5057. if (boot_size > IWL_MAX_BSM_SIZE) {
  5058. IWL_DEBUG_INFO
  5059. ("uCode boot instr len %d too large to fit in\n",
  5060. boot_size);
  5061. ret = -EINVAL;
  5062. goto err_release;
  5063. }
  5064. /* Allocate ucode buffers for card's bus-master loading ... */
  5065. /* Runtime instructions and 2 copies of data:
  5066. * 1) unmodified from disk
  5067. * 2) backup cache for save/restore during power-downs */
  5068. priv->ucode_code.len = inst_size;
  5069. iwl_alloc_fw_desc(priv->pci_dev, &priv->ucode_code);
  5070. priv->ucode_data.len = data_size;
  5071. iwl_alloc_fw_desc(priv->pci_dev, &priv->ucode_data);
  5072. priv->ucode_data_backup.len = data_size;
  5073. iwl_alloc_fw_desc(priv->pci_dev, &priv->ucode_data_backup);
  5074. /* Initialization instructions and data */
  5075. if (init_size && init_data_size) {
  5076. priv->ucode_init.len = init_size;
  5077. iwl_alloc_fw_desc(priv->pci_dev, &priv->ucode_init);
  5078. priv->ucode_init_data.len = init_data_size;
  5079. iwl_alloc_fw_desc(priv->pci_dev, &priv->ucode_init_data);
  5080. if (!priv->ucode_init.v_addr || !priv->ucode_init_data.v_addr)
  5081. goto err_pci_alloc;
  5082. }
  5083. /* Bootstrap (instructions only, no data) */
  5084. if (boot_size) {
  5085. priv->ucode_boot.len = boot_size;
  5086. iwl_alloc_fw_desc(priv->pci_dev, &priv->ucode_boot);
  5087. if (!priv->ucode_boot.v_addr)
  5088. goto err_pci_alloc;
  5089. }
  5090. /* Copy images into buffers for card's bus-master reads ... */
  5091. /* Runtime instructions (first block of data in file) */
  5092. src = &ucode->data[0];
  5093. len = priv->ucode_code.len;
  5094. IWL_DEBUG_INFO("Copying (but not loading) uCode instr len %Zd\n", len);
  5095. memcpy(priv->ucode_code.v_addr, src, len);
  5096. IWL_DEBUG_INFO("uCode instr buf vaddr = 0x%p, paddr = 0x%08x\n",
  5097. priv->ucode_code.v_addr, (u32)priv->ucode_code.p_addr);
  5098. /* Runtime data (2nd block)
  5099. * NOTE: Copy into backup buffer will be done in iwl4965_up() */
  5100. src = &ucode->data[inst_size];
  5101. len = priv->ucode_data.len;
  5102. IWL_DEBUG_INFO("Copying (but not loading) uCode data len %Zd\n", len);
  5103. memcpy(priv->ucode_data.v_addr, src, len);
  5104. memcpy(priv->ucode_data_backup.v_addr, src, len);
  5105. /* Initialization instructions (3rd block) */
  5106. if (init_size) {
  5107. src = &ucode->data[inst_size + data_size];
  5108. len = priv->ucode_init.len;
  5109. IWL_DEBUG_INFO("Copying (but not loading) init instr len %Zd\n",
  5110. len);
  5111. memcpy(priv->ucode_init.v_addr, src, len);
  5112. }
  5113. /* Initialization data (4th block) */
  5114. if (init_data_size) {
  5115. src = &ucode->data[inst_size + data_size + init_size];
  5116. len = priv->ucode_init_data.len;
  5117. IWL_DEBUG_INFO("Copying (but not loading) init data len %Zd\n",
  5118. len);
  5119. memcpy(priv->ucode_init_data.v_addr, src, len);
  5120. }
  5121. /* Bootstrap instructions (5th block) */
  5122. src = &ucode->data[inst_size + data_size + init_size + init_data_size];
  5123. len = priv->ucode_boot.len;
  5124. IWL_DEBUG_INFO("Copying (but not loading) boot instr len %Zd\n", len);
  5125. memcpy(priv->ucode_boot.v_addr, src, len);
  5126. /* We have our copies now, allow OS release its copies */
  5127. release_firmware(ucode_raw);
  5128. return 0;
  5129. err_pci_alloc:
  5130. IWL_ERROR("failed to allocate pci memory\n");
  5131. ret = -ENOMEM;
  5132. iwl4965_dealloc_ucode_pci(priv);
  5133. err_release:
  5134. release_firmware(ucode_raw);
  5135. error:
  5136. return ret;
  5137. }
  5138. /**
  5139. * iwl4965_set_ucode_ptrs - Set uCode address location
  5140. *
  5141. * Tell initialization uCode where to find runtime uCode.
  5142. *
  5143. * BSM registers initially contain pointers to initialization uCode.
  5144. * We need to replace them to load runtime uCode inst and data,
  5145. * and to save runtime data when powering down.
  5146. */
  5147. static int iwl4965_set_ucode_ptrs(struct iwl_priv *priv)
  5148. {
  5149. dma_addr_t pinst;
  5150. dma_addr_t pdata;
  5151. int rc = 0;
  5152. unsigned long flags;
  5153. /* bits 35:4 for 4965 */
  5154. pinst = priv->ucode_code.p_addr >> 4;
  5155. pdata = priv->ucode_data_backup.p_addr >> 4;
  5156. spin_lock_irqsave(&priv->lock, flags);
  5157. rc = iwl4965_grab_nic_access(priv);
  5158. if (rc) {
  5159. spin_unlock_irqrestore(&priv->lock, flags);
  5160. return rc;
  5161. }
  5162. /* Tell bootstrap uCode where to find image to load */
  5163. iwl4965_write_prph(priv, BSM_DRAM_INST_PTR_REG, pinst);
  5164. iwl4965_write_prph(priv, BSM_DRAM_DATA_PTR_REG, pdata);
  5165. iwl4965_write_prph(priv, BSM_DRAM_DATA_BYTECOUNT_REG,
  5166. priv->ucode_data.len);
  5167. /* Inst bytecount must be last to set up, bit 31 signals uCode
  5168. * that all new ptr/size info is in place */
  5169. iwl4965_write_prph(priv, BSM_DRAM_INST_BYTECOUNT_REG,
  5170. priv->ucode_code.len | BSM_DRAM_INST_LOAD);
  5171. iwl4965_release_nic_access(priv);
  5172. spin_unlock_irqrestore(&priv->lock, flags);
  5173. IWL_DEBUG_INFO("Runtime uCode pointers are set.\n");
  5174. return rc;
  5175. }
  5176. /**
  5177. * iwl4965_init_alive_start - Called after REPLY_ALIVE notification received
  5178. *
  5179. * Called after REPLY_ALIVE notification received from "initialize" uCode.
  5180. *
  5181. * The 4965 "initialize" ALIVE reply contains calibration data for:
  5182. * Voltage, temperature, and MIMO tx gain correction, now stored in priv
  5183. * (3945 does not contain this data).
  5184. *
  5185. * Tell "initialize" uCode to go ahead and load the runtime uCode.
  5186. */
  5187. static void iwl4965_init_alive_start(struct iwl_priv *priv)
  5188. {
  5189. /* Check alive response for "valid" sign from uCode */
  5190. if (priv->card_alive_init.is_valid != UCODE_VALID_OK) {
  5191. /* We had an error bringing up the hardware, so take it
  5192. * all the way back down so we can try again */
  5193. IWL_DEBUG_INFO("Initialize Alive failed.\n");
  5194. goto restart;
  5195. }
  5196. /* Bootstrap uCode has loaded initialize uCode ... verify inst image.
  5197. * This is a paranoid check, because we would not have gotten the
  5198. * "initialize" alive if code weren't properly loaded. */
  5199. if (iwl4965_verify_ucode(priv)) {
  5200. /* Runtime instruction load was bad;
  5201. * take it all the way back down so we can try again */
  5202. IWL_DEBUG_INFO("Bad \"initialize\" uCode load.\n");
  5203. goto restart;
  5204. }
  5205. /* Calculate temperature */
  5206. priv->temperature = iwl4965_get_temperature(priv);
  5207. /* Send pointers to protocol/runtime uCode image ... init code will
  5208. * load and launch runtime uCode, which will send us another "Alive"
  5209. * notification. */
  5210. IWL_DEBUG_INFO("Initialization Alive received.\n");
  5211. if (iwl4965_set_ucode_ptrs(priv)) {
  5212. /* Runtime instruction load won't happen;
  5213. * take it all the way back down so we can try again */
  5214. IWL_DEBUG_INFO("Couldn't set up uCode pointers.\n");
  5215. goto restart;
  5216. }
  5217. return;
  5218. restart:
  5219. queue_work(priv->workqueue, &priv->restart);
  5220. }
  5221. /**
  5222. * iwl4965_alive_start - called after REPLY_ALIVE notification received
  5223. * from protocol/runtime uCode (initialization uCode's
  5224. * Alive gets handled by iwl4965_init_alive_start()).
  5225. */
  5226. static void iwl4965_alive_start(struct iwl_priv *priv)
  5227. {
  5228. int rc = 0;
  5229. IWL_DEBUG_INFO("Runtime Alive received.\n");
  5230. if (priv->card_alive.is_valid != UCODE_VALID_OK) {
  5231. /* We had an error bringing up the hardware, so take it
  5232. * all the way back down so we can try again */
  5233. IWL_DEBUG_INFO("Alive failed.\n");
  5234. goto restart;
  5235. }
  5236. /* Initialize uCode has loaded Runtime uCode ... verify inst image.
  5237. * This is a paranoid check, because we would not have gotten the
  5238. * "runtime" alive if code weren't properly loaded. */
  5239. if (iwl4965_verify_ucode(priv)) {
  5240. /* Runtime instruction load was bad;
  5241. * take it all the way back down so we can try again */
  5242. IWL_DEBUG_INFO("Bad runtime uCode load.\n");
  5243. goto restart;
  5244. }
  5245. iwl4965_clear_stations_table(priv);
  5246. rc = iwl4965_alive_notify(priv);
  5247. if (rc) {
  5248. IWL_WARNING("Could not complete ALIVE transition [ntf]: %d\n",
  5249. rc);
  5250. goto restart;
  5251. }
  5252. /* After the ALIVE response, we can send host commands to 4965 uCode */
  5253. set_bit(STATUS_ALIVE, &priv->status);
  5254. /* Clear out the uCode error bit if it is set */
  5255. clear_bit(STATUS_FW_ERROR, &priv->status);
  5256. if (iwl4965_is_rfkill(priv))
  5257. return;
  5258. ieee80211_start_queues(priv->hw);
  5259. priv->active_rate = priv->rates_mask;
  5260. priv->active_rate_basic = priv->rates_mask & IWL_BASIC_RATES_MASK;
  5261. iwl4965_send_power_mode(priv, IWL_POWER_LEVEL(priv->power_mode));
  5262. if (iwl4965_is_associated(priv)) {
  5263. struct iwl4965_rxon_cmd *active_rxon =
  5264. (struct iwl4965_rxon_cmd *)(&priv->active_rxon);
  5265. memcpy(&priv->staging_rxon, &priv->active_rxon,
  5266. sizeof(priv->staging_rxon));
  5267. active_rxon->filter_flags &= ~RXON_FILTER_ASSOC_MSK;
  5268. } else {
  5269. /* Initialize our rx_config data */
  5270. iwl4965_connection_init_rx_config(priv);
  5271. memcpy(priv->staging_rxon.node_addr, priv->mac_addr, ETH_ALEN);
  5272. }
  5273. /* Configure Bluetooth device coexistence support */
  5274. iwl4965_send_bt_config(priv);
  5275. /* Configure the adapter for unassociated operation */
  5276. iwl4965_commit_rxon(priv);
  5277. /* At this point, the NIC is initialized and operational */
  5278. priv->notif_missed_beacons = 0;
  5279. set_bit(STATUS_READY, &priv->status);
  5280. iwl4965_rf_kill_ct_config(priv);
  5281. IWL_DEBUG_INFO("ALIVE processing complete.\n");
  5282. wake_up_interruptible(&priv->wait_command_queue);
  5283. if (priv->error_recovering)
  5284. iwl4965_error_recovery(priv);
  5285. return;
  5286. restart:
  5287. queue_work(priv->workqueue, &priv->restart);
  5288. }
  5289. static void iwl4965_cancel_deferred_work(struct iwl_priv *priv);
  5290. static void __iwl4965_down(struct iwl_priv *priv)
  5291. {
  5292. unsigned long flags;
  5293. int exit_pending = test_bit(STATUS_EXIT_PENDING, &priv->status);
  5294. struct ieee80211_conf *conf = NULL;
  5295. IWL_DEBUG_INFO(DRV_NAME " is going down\n");
  5296. conf = ieee80211_get_hw_conf(priv->hw);
  5297. if (!exit_pending)
  5298. set_bit(STATUS_EXIT_PENDING, &priv->status);
  5299. iwl4965_clear_stations_table(priv);
  5300. /* Unblock any waiting calls */
  5301. wake_up_interruptible_all(&priv->wait_command_queue);
  5302. /* Wipe out the EXIT_PENDING status bit if we are not actually
  5303. * exiting the module */
  5304. if (!exit_pending)
  5305. clear_bit(STATUS_EXIT_PENDING, &priv->status);
  5306. /* stop and reset the on-board processor */
  5307. iwl4965_write32(priv, CSR_RESET, CSR_RESET_REG_FLAG_NEVO_RESET);
  5308. /* tell the device to stop sending interrupts */
  5309. iwl4965_disable_interrupts(priv);
  5310. if (priv->mac80211_registered)
  5311. ieee80211_stop_queues(priv->hw);
  5312. /* If we have not previously called iwl4965_init() then
  5313. * clear all bits but the RF Kill and SUSPEND bits and return */
  5314. if (!iwl4965_is_init(priv)) {
  5315. priv->status = test_bit(STATUS_RF_KILL_HW, &priv->status) <<
  5316. STATUS_RF_KILL_HW |
  5317. test_bit(STATUS_RF_KILL_SW, &priv->status) <<
  5318. STATUS_RF_KILL_SW |
  5319. test_bit(STATUS_GEO_CONFIGURED, &priv->status) <<
  5320. STATUS_GEO_CONFIGURED |
  5321. test_bit(STATUS_IN_SUSPEND, &priv->status) <<
  5322. STATUS_IN_SUSPEND;
  5323. goto exit;
  5324. }
  5325. /* ...otherwise clear out all the status bits but the RF Kill and
  5326. * SUSPEND bits and continue taking the NIC down. */
  5327. priv->status &= test_bit(STATUS_RF_KILL_HW, &priv->status) <<
  5328. STATUS_RF_KILL_HW |
  5329. test_bit(STATUS_RF_KILL_SW, &priv->status) <<
  5330. STATUS_RF_KILL_SW |
  5331. test_bit(STATUS_GEO_CONFIGURED, &priv->status) <<
  5332. STATUS_GEO_CONFIGURED |
  5333. test_bit(STATUS_IN_SUSPEND, &priv->status) <<
  5334. STATUS_IN_SUSPEND |
  5335. test_bit(STATUS_FW_ERROR, &priv->status) <<
  5336. STATUS_FW_ERROR;
  5337. spin_lock_irqsave(&priv->lock, flags);
  5338. iwl4965_clear_bit(priv, CSR_GP_CNTRL,
  5339. CSR_GP_CNTRL_REG_FLAG_MAC_ACCESS_REQ);
  5340. spin_unlock_irqrestore(&priv->lock, flags);
  5341. iwl4965_hw_txq_ctx_stop(priv);
  5342. iwl4965_hw_rxq_stop(priv);
  5343. spin_lock_irqsave(&priv->lock, flags);
  5344. if (!iwl4965_grab_nic_access(priv)) {
  5345. iwl4965_write_prph(priv, APMG_CLK_DIS_REG,
  5346. APMG_CLK_VAL_DMA_CLK_RQT);
  5347. iwl4965_release_nic_access(priv);
  5348. }
  5349. spin_unlock_irqrestore(&priv->lock, flags);
  5350. udelay(5);
  5351. iwl4965_hw_nic_stop_master(priv);
  5352. iwl4965_set_bit(priv, CSR_RESET, CSR_RESET_REG_FLAG_SW_RESET);
  5353. iwl4965_hw_nic_reset(priv);
  5354. exit:
  5355. memset(&priv->card_alive, 0, sizeof(struct iwl4965_alive_resp));
  5356. if (priv->ibss_beacon)
  5357. dev_kfree_skb(priv->ibss_beacon);
  5358. priv->ibss_beacon = NULL;
  5359. /* clear out any free frames */
  5360. iwl4965_clear_free_frames(priv);
  5361. }
  5362. static void iwl4965_down(struct iwl_priv *priv)
  5363. {
  5364. mutex_lock(&priv->mutex);
  5365. __iwl4965_down(priv);
  5366. mutex_unlock(&priv->mutex);
  5367. iwl4965_cancel_deferred_work(priv);
  5368. }
  5369. #define MAX_HW_RESTARTS 5
  5370. static int __iwl4965_up(struct iwl_priv *priv)
  5371. {
  5372. int rc, i;
  5373. if (test_bit(STATUS_EXIT_PENDING, &priv->status)) {
  5374. IWL_WARNING("Exit pending; will not bring the NIC up\n");
  5375. return -EIO;
  5376. }
  5377. if (test_bit(STATUS_RF_KILL_SW, &priv->status)) {
  5378. IWL_WARNING("Radio disabled by SW RF kill (module "
  5379. "parameter)\n");
  5380. return -ENODEV;
  5381. }
  5382. if (!priv->ucode_data_backup.v_addr || !priv->ucode_data.v_addr) {
  5383. IWL_ERROR("ucode not available for device bringup\n");
  5384. return -EIO;
  5385. }
  5386. /* If platform's RF_KILL switch is NOT set to KILL */
  5387. if (iwl4965_read32(priv, CSR_GP_CNTRL) &
  5388. CSR_GP_CNTRL_REG_FLAG_HW_RF_KILL_SW)
  5389. clear_bit(STATUS_RF_KILL_HW, &priv->status);
  5390. else {
  5391. set_bit(STATUS_RF_KILL_HW, &priv->status);
  5392. if (!test_bit(STATUS_IN_SUSPEND, &priv->status)) {
  5393. IWL_WARNING("Radio disabled by HW RF Kill switch\n");
  5394. return -ENODEV;
  5395. }
  5396. }
  5397. iwl4965_write32(priv, CSR_INT, 0xFFFFFFFF);
  5398. rc = iwl4965_hw_nic_init(priv);
  5399. if (rc) {
  5400. IWL_ERROR("Unable to int nic\n");
  5401. return rc;
  5402. }
  5403. /* make sure rfkill handshake bits are cleared */
  5404. iwl4965_write32(priv, CSR_UCODE_DRV_GP1_CLR, CSR_UCODE_SW_BIT_RFKILL);
  5405. iwl4965_write32(priv, CSR_UCODE_DRV_GP1_CLR,
  5406. CSR_UCODE_DRV_GP1_BIT_CMD_BLOCKED);
  5407. /* clear (again), then enable host interrupts */
  5408. iwl4965_write32(priv, CSR_INT, 0xFFFFFFFF);
  5409. iwl4965_enable_interrupts(priv);
  5410. /* really make sure rfkill handshake bits are cleared */
  5411. iwl4965_write32(priv, CSR_UCODE_DRV_GP1_CLR, CSR_UCODE_SW_BIT_RFKILL);
  5412. iwl4965_write32(priv, CSR_UCODE_DRV_GP1_CLR, CSR_UCODE_SW_BIT_RFKILL);
  5413. /* Copy original ucode data image from disk into backup cache.
  5414. * This will be used to initialize the on-board processor's
  5415. * data SRAM for a clean start when the runtime program first loads. */
  5416. memcpy(priv->ucode_data_backup.v_addr, priv->ucode_data.v_addr,
  5417. priv->ucode_data.len);
  5418. /* We return success when we resume from suspend and rf_kill is on. */
  5419. if (test_bit(STATUS_RF_KILL_HW, &priv->status))
  5420. return 0;
  5421. for (i = 0; i < MAX_HW_RESTARTS; i++) {
  5422. iwl4965_clear_stations_table(priv);
  5423. /* load bootstrap state machine,
  5424. * load bootstrap program into processor's memory,
  5425. * prepare to load the "initialize" uCode */
  5426. rc = iwl4965_load_bsm(priv);
  5427. if (rc) {
  5428. IWL_ERROR("Unable to set up bootstrap uCode: %d\n", rc);
  5429. continue;
  5430. }
  5431. /* start card; "initialize" will load runtime ucode */
  5432. iwl4965_nic_start(priv);
  5433. IWL_DEBUG_INFO(DRV_NAME " is coming up\n");
  5434. return 0;
  5435. }
  5436. set_bit(STATUS_EXIT_PENDING, &priv->status);
  5437. __iwl4965_down(priv);
  5438. /* tried to restart and config the device for as long as our
  5439. * patience could withstand */
  5440. IWL_ERROR("Unable to initialize device after %d attempts.\n", i);
  5441. return -EIO;
  5442. }
  5443. /*****************************************************************************
  5444. *
  5445. * Workqueue callbacks
  5446. *
  5447. *****************************************************************************/
  5448. static void iwl4965_bg_init_alive_start(struct work_struct *data)
  5449. {
  5450. struct iwl_priv *priv =
  5451. container_of(data, struct iwl_priv, init_alive_start.work);
  5452. if (test_bit(STATUS_EXIT_PENDING, &priv->status))
  5453. return;
  5454. mutex_lock(&priv->mutex);
  5455. iwl4965_init_alive_start(priv);
  5456. mutex_unlock(&priv->mutex);
  5457. }
  5458. static void iwl4965_bg_alive_start(struct work_struct *data)
  5459. {
  5460. struct iwl_priv *priv =
  5461. container_of(data, struct iwl_priv, alive_start.work);
  5462. if (test_bit(STATUS_EXIT_PENDING, &priv->status))
  5463. return;
  5464. mutex_lock(&priv->mutex);
  5465. iwl4965_alive_start(priv);
  5466. mutex_unlock(&priv->mutex);
  5467. }
  5468. static void iwl4965_bg_rf_kill(struct work_struct *work)
  5469. {
  5470. struct iwl_priv *priv = container_of(work, struct iwl_priv, rf_kill);
  5471. wake_up_interruptible(&priv->wait_command_queue);
  5472. if (test_bit(STATUS_EXIT_PENDING, &priv->status))
  5473. return;
  5474. mutex_lock(&priv->mutex);
  5475. if (!iwl4965_is_rfkill(priv)) {
  5476. IWL_DEBUG(IWL_DL_INFO | IWL_DL_RF_KILL,
  5477. "HW and/or SW RF Kill no longer active, restarting "
  5478. "device\n");
  5479. if (!test_bit(STATUS_EXIT_PENDING, &priv->status))
  5480. queue_work(priv->workqueue, &priv->restart);
  5481. } else {
  5482. if (!test_bit(STATUS_RF_KILL_HW, &priv->status))
  5483. IWL_DEBUG_RF_KILL("Can not turn radio back on - "
  5484. "disabled by SW switch\n");
  5485. else
  5486. IWL_WARNING("Radio Frequency Kill Switch is On:\n"
  5487. "Kill switch must be turned off for "
  5488. "wireless networking to work.\n");
  5489. }
  5490. mutex_unlock(&priv->mutex);
  5491. }
  5492. #define IWL_SCAN_CHECK_WATCHDOG (7 * HZ)
  5493. static void iwl4965_bg_scan_check(struct work_struct *data)
  5494. {
  5495. struct iwl_priv *priv =
  5496. container_of(data, struct iwl_priv, scan_check.work);
  5497. if (test_bit(STATUS_EXIT_PENDING, &priv->status))
  5498. return;
  5499. mutex_lock(&priv->mutex);
  5500. if (test_bit(STATUS_SCANNING, &priv->status) ||
  5501. test_bit(STATUS_SCAN_ABORTING, &priv->status)) {
  5502. IWL_DEBUG(IWL_DL_INFO | IWL_DL_SCAN,
  5503. "Scan completion watchdog resetting adapter (%dms)\n",
  5504. jiffies_to_msecs(IWL_SCAN_CHECK_WATCHDOG));
  5505. if (!test_bit(STATUS_EXIT_PENDING, &priv->status))
  5506. iwl4965_send_scan_abort(priv);
  5507. }
  5508. mutex_unlock(&priv->mutex);
  5509. }
  5510. static void iwl4965_bg_request_scan(struct work_struct *data)
  5511. {
  5512. struct iwl_priv *priv =
  5513. container_of(data, struct iwl_priv, request_scan);
  5514. struct iwl4965_host_cmd cmd = {
  5515. .id = REPLY_SCAN_CMD,
  5516. .len = sizeof(struct iwl4965_scan_cmd),
  5517. .meta.flags = CMD_SIZE_HUGE,
  5518. };
  5519. int rc = 0;
  5520. struct iwl4965_scan_cmd *scan;
  5521. struct ieee80211_conf *conf = NULL;
  5522. u16 cmd_len;
  5523. enum ieee80211_band band;
  5524. u8 direct_mask;
  5525. conf = ieee80211_get_hw_conf(priv->hw);
  5526. mutex_lock(&priv->mutex);
  5527. if (!iwl4965_is_ready(priv)) {
  5528. IWL_WARNING("request scan called when driver not ready.\n");
  5529. goto done;
  5530. }
  5531. /* Make sure the scan wasn't cancelled before this queued work
  5532. * was given the chance to run... */
  5533. if (!test_bit(STATUS_SCANNING, &priv->status))
  5534. goto done;
  5535. /* This should never be called or scheduled if there is currently
  5536. * a scan active in the hardware. */
  5537. if (test_bit(STATUS_SCAN_HW, &priv->status)) {
  5538. IWL_DEBUG_INFO("Multiple concurrent scan requests in parallel. "
  5539. "Ignoring second request.\n");
  5540. rc = -EIO;
  5541. goto done;
  5542. }
  5543. if (test_bit(STATUS_EXIT_PENDING, &priv->status)) {
  5544. IWL_DEBUG_SCAN("Aborting scan due to device shutdown\n");
  5545. goto done;
  5546. }
  5547. if (test_bit(STATUS_SCAN_ABORTING, &priv->status)) {
  5548. IWL_DEBUG_HC("Scan request while abort pending. Queuing.\n");
  5549. goto done;
  5550. }
  5551. if (iwl4965_is_rfkill(priv)) {
  5552. IWL_DEBUG_HC("Aborting scan due to RF Kill activation\n");
  5553. goto done;
  5554. }
  5555. if (!test_bit(STATUS_READY, &priv->status)) {
  5556. IWL_DEBUG_HC("Scan request while uninitialized. Queuing.\n");
  5557. goto done;
  5558. }
  5559. if (!priv->scan_bands) {
  5560. IWL_DEBUG_HC("Aborting scan due to no requested bands\n");
  5561. goto done;
  5562. }
  5563. if (!priv->scan) {
  5564. priv->scan = kmalloc(sizeof(struct iwl4965_scan_cmd) +
  5565. IWL_MAX_SCAN_SIZE, GFP_KERNEL);
  5566. if (!priv->scan) {
  5567. rc = -ENOMEM;
  5568. goto done;
  5569. }
  5570. }
  5571. scan = priv->scan;
  5572. memset(scan, 0, sizeof(struct iwl4965_scan_cmd) + IWL_MAX_SCAN_SIZE);
  5573. scan->quiet_plcp_th = IWL_PLCP_QUIET_THRESH;
  5574. scan->quiet_time = IWL_ACTIVE_QUIET_TIME;
  5575. if (iwl4965_is_associated(priv)) {
  5576. u16 interval = 0;
  5577. u32 extra;
  5578. u32 suspend_time = 100;
  5579. u32 scan_suspend_time = 100;
  5580. unsigned long flags;
  5581. IWL_DEBUG_INFO("Scanning while associated...\n");
  5582. spin_lock_irqsave(&priv->lock, flags);
  5583. interval = priv->beacon_int;
  5584. spin_unlock_irqrestore(&priv->lock, flags);
  5585. scan->suspend_time = 0;
  5586. scan->max_out_time = cpu_to_le32(200 * 1024);
  5587. if (!interval)
  5588. interval = suspend_time;
  5589. extra = (suspend_time / interval) << 22;
  5590. scan_suspend_time = (extra |
  5591. ((suspend_time % interval) * 1024));
  5592. scan->suspend_time = cpu_to_le32(scan_suspend_time);
  5593. IWL_DEBUG_SCAN("suspend_time 0x%X beacon interval %d\n",
  5594. scan_suspend_time, interval);
  5595. }
  5596. /* We should add the ability for user to lock to PASSIVE ONLY */
  5597. if (priv->one_direct_scan) {
  5598. IWL_DEBUG_SCAN
  5599. ("Kicking off one direct scan for '%s'\n",
  5600. iwl4965_escape_essid(priv->direct_ssid,
  5601. priv->direct_ssid_len));
  5602. scan->direct_scan[0].id = WLAN_EID_SSID;
  5603. scan->direct_scan[0].len = priv->direct_ssid_len;
  5604. memcpy(scan->direct_scan[0].ssid,
  5605. priv->direct_ssid, priv->direct_ssid_len);
  5606. direct_mask = 1;
  5607. } else if (!iwl4965_is_associated(priv) && priv->essid_len) {
  5608. scan->direct_scan[0].id = WLAN_EID_SSID;
  5609. scan->direct_scan[0].len = priv->essid_len;
  5610. memcpy(scan->direct_scan[0].ssid, priv->essid, priv->essid_len);
  5611. direct_mask = 1;
  5612. } else
  5613. direct_mask = 0;
  5614. scan->tx_cmd.tx_flags = TX_CMD_FLG_SEQ_CTL_MSK;
  5615. scan->tx_cmd.sta_id = priv->hw_setting.bcast_sta_id;
  5616. scan->tx_cmd.stop_time.life_time = TX_CMD_LIFE_TIME_INFINITE;
  5617. switch (priv->scan_bands) {
  5618. case 2:
  5619. scan->flags = RXON_FLG_BAND_24G_MSK | RXON_FLG_AUTO_DETECT_MSK;
  5620. scan->tx_cmd.rate_n_flags =
  5621. iwl4965_hw_set_rate_n_flags(IWL_RATE_1M_PLCP,
  5622. RATE_MCS_ANT_B_MSK|RATE_MCS_CCK_MSK);
  5623. scan->good_CRC_th = 0;
  5624. band = IEEE80211_BAND_2GHZ;
  5625. break;
  5626. case 1:
  5627. scan->tx_cmd.rate_n_flags =
  5628. iwl4965_hw_set_rate_n_flags(IWL_RATE_6M_PLCP,
  5629. RATE_MCS_ANT_B_MSK);
  5630. scan->good_CRC_th = IWL_GOOD_CRC_TH;
  5631. band = IEEE80211_BAND_5GHZ;
  5632. break;
  5633. default:
  5634. IWL_WARNING("Invalid scan band count\n");
  5635. goto done;
  5636. }
  5637. /* We don't build a direct scan probe request; the uCode will do
  5638. * that based on the direct_mask added to each channel entry */
  5639. cmd_len = iwl4965_fill_probe_req(priv, band,
  5640. (struct ieee80211_mgmt *)scan->data,
  5641. IWL_MAX_SCAN_SIZE - sizeof(*scan), 0);
  5642. scan->tx_cmd.len = cpu_to_le16(cmd_len);
  5643. /* select Rx chains */
  5644. /* Force use of chains B and C (0x6) for scan Rx.
  5645. * Avoid A (0x1) because of its off-channel reception on A-band.
  5646. * MIMO is not used here, but value is required to make uCode happy. */
  5647. scan->rx_chain = RXON_RX_CHAIN_DRIVER_FORCE_MSK |
  5648. cpu_to_le16((0x7 << RXON_RX_CHAIN_VALID_POS) |
  5649. (0x6 << RXON_RX_CHAIN_FORCE_SEL_POS) |
  5650. (0x7 << RXON_RX_CHAIN_FORCE_MIMO_SEL_POS));
  5651. if (priv->iw_mode == IEEE80211_IF_TYPE_MNTR)
  5652. scan->filter_flags = RXON_FILTER_PROMISC_MSK;
  5653. if (direct_mask) {
  5654. IWL_DEBUG_SCAN
  5655. ("Initiating direct scan for %s.\n",
  5656. iwl4965_escape_essid(priv->essid, priv->essid_len));
  5657. scan->channel_count =
  5658. iwl4965_get_channels_for_scan(
  5659. priv, band, 1, /* active */
  5660. direct_mask,
  5661. (void *)&scan->data[le16_to_cpu(scan->tx_cmd.len)]);
  5662. } else {
  5663. IWL_DEBUG_SCAN("Initiating indirect scan.\n");
  5664. scan->channel_count =
  5665. iwl4965_get_channels_for_scan(
  5666. priv, band, 0, /* passive */
  5667. direct_mask,
  5668. (void *)&scan->data[le16_to_cpu(scan->tx_cmd.len)]);
  5669. }
  5670. cmd.len += le16_to_cpu(scan->tx_cmd.len) +
  5671. scan->channel_count * sizeof(struct iwl4965_scan_channel);
  5672. cmd.data = scan;
  5673. scan->len = cpu_to_le16(cmd.len);
  5674. set_bit(STATUS_SCAN_HW, &priv->status);
  5675. rc = iwl4965_send_cmd_sync(priv, &cmd);
  5676. if (rc)
  5677. goto done;
  5678. queue_delayed_work(priv->workqueue, &priv->scan_check,
  5679. IWL_SCAN_CHECK_WATCHDOG);
  5680. mutex_unlock(&priv->mutex);
  5681. return;
  5682. done:
  5683. /* inform mac80211 scan aborted */
  5684. queue_work(priv->workqueue, &priv->scan_completed);
  5685. mutex_unlock(&priv->mutex);
  5686. }
  5687. static void iwl4965_bg_up(struct work_struct *data)
  5688. {
  5689. struct iwl_priv *priv = container_of(data, struct iwl_priv, up);
  5690. if (test_bit(STATUS_EXIT_PENDING, &priv->status))
  5691. return;
  5692. mutex_lock(&priv->mutex);
  5693. __iwl4965_up(priv);
  5694. mutex_unlock(&priv->mutex);
  5695. }
  5696. static void iwl4965_bg_restart(struct work_struct *data)
  5697. {
  5698. struct iwl_priv *priv = container_of(data, struct iwl_priv, restart);
  5699. if (test_bit(STATUS_EXIT_PENDING, &priv->status))
  5700. return;
  5701. iwl4965_down(priv);
  5702. queue_work(priv->workqueue, &priv->up);
  5703. }
  5704. static void iwl4965_bg_rx_replenish(struct work_struct *data)
  5705. {
  5706. struct iwl_priv *priv =
  5707. container_of(data, struct iwl_priv, rx_replenish);
  5708. if (test_bit(STATUS_EXIT_PENDING, &priv->status))
  5709. return;
  5710. mutex_lock(&priv->mutex);
  5711. iwl4965_rx_replenish(priv);
  5712. mutex_unlock(&priv->mutex);
  5713. }
  5714. #define IWL_DELAY_NEXT_SCAN (HZ*2)
  5715. static void iwl4965_bg_post_associate(struct work_struct *data)
  5716. {
  5717. struct iwl_priv *priv = container_of(data, struct iwl_priv,
  5718. post_associate.work);
  5719. int rc = 0;
  5720. struct ieee80211_conf *conf = NULL;
  5721. DECLARE_MAC_BUF(mac);
  5722. if (priv->iw_mode == IEEE80211_IF_TYPE_AP) {
  5723. IWL_ERROR("%s Should not be called in AP mode\n", __FUNCTION__);
  5724. return;
  5725. }
  5726. IWL_DEBUG_ASSOC("Associated as %d to: %s\n",
  5727. priv->assoc_id,
  5728. print_mac(mac, priv->active_rxon.bssid_addr));
  5729. if (test_bit(STATUS_EXIT_PENDING, &priv->status))
  5730. return;
  5731. mutex_lock(&priv->mutex);
  5732. if (!priv->vif || !priv->is_open) {
  5733. mutex_unlock(&priv->mutex);
  5734. return;
  5735. }
  5736. iwl4965_scan_cancel_timeout(priv, 200);
  5737. conf = ieee80211_get_hw_conf(priv->hw);
  5738. priv->staging_rxon.filter_flags &= ~RXON_FILTER_ASSOC_MSK;
  5739. iwl4965_commit_rxon(priv);
  5740. memset(&priv->rxon_timing, 0, sizeof(struct iwl4965_rxon_time_cmd));
  5741. iwl4965_setup_rxon_timing(priv);
  5742. rc = iwl4965_send_cmd_pdu(priv, REPLY_RXON_TIMING,
  5743. sizeof(priv->rxon_timing), &priv->rxon_timing);
  5744. if (rc)
  5745. IWL_WARNING("REPLY_RXON_TIMING failed - "
  5746. "Attempting to continue.\n");
  5747. priv->staging_rxon.filter_flags |= RXON_FILTER_ASSOC_MSK;
  5748. #ifdef CONFIG_IWL4965_HT
  5749. if (priv->current_ht_config.is_ht)
  5750. iwl4965_set_rxon_ht(priv, &priv->current_ht_config);
  5751. #endif /* CONFIG_IWL4965_HT*/
  5752. iwl4965_set_rxon_chain(priv);
  5753. priv->staging_rxon.assoc_id = cpu_to_le16(priv->assoc_id);
  5754. IWL_DEBUG_ASSOC("assoc id %d beacon interval %d\n",
  5755. priv->assoc_id, priv->beacon_int);
  5756. if (priv->assoc_capability & WLAN_CAPABILITY_SHORT_PREAMBLE)
  5757. priv->staging_rxon.flags |= RXON_FLG_SHORT_PREAMBLE_MSK;
  5758. else
  5759. priv->staging_rxon.flags &= ~RXON_FLG_SHORT_PREAMBLE_MSK;
  5760. if (priv->staging_rxon.flags & RXON_FLG_BAND_24G_MSK) {
  5761. if (priv->assoc_capability & WLAN_CAPABILITY_SHORT_SLOT_TIME)
  5762. priv->staging_rxon.flags |= RXON_FLG_SHORT_SLOT_MSK;
  5763. else
  5764. priv->staging_rxon.flags &= ~RXON_FLG_SHORT_SLOT_MSK;
  5765. if (priv->iw_mode == IEEE80211_IF_TYPE_IBSS)
  5766. priv->staging_rxon.flags &= ~RXON_FLG_SHORT_SLOT_MSK;
  5767. }
  5768. iwl4965_commit_rxon(priv);
  5769. switch (priv->iw_mode) {
  5770. case IEEE80211_IF_TYPE_STA:
  5771. iwl4965_rate_scale_init(priv->hw, IWL_AP_ID);
  5772. break;
  5773. case IEEE80211_IF_TYPE_IBSS:
  5774. /* clear out the station table */
  5775. iwl4965_clear_stations_table(priv);
  5776. iwl4965_rxon_add_station(priv, iwl4965_broadcast_addr, 0);
  5777. iwl4965_rxon_add_station(priv, priv->bssid, 0);
  5778. iwl4965_rate_scale_init(priv->hw, IWL_STA_ID);
  5779. iwl4965_send_beacon_cmd(priv);
  5780. break;
  5781. default:
  5782. IWL_ERROR("%s Should not be called in %d mode\n",
  5783. __FUNCTION__, priv->iw_mode);
  5784. break;
  5785. }
  5786. iwl4965_sequence_reset(priv);
  5787. #ifdef CONFIG_IWL4965_SENSITIVITY
  5788. /* Enable Rx differential gain and sensitivity calibrations */
  5789. iwl4965_chain_noise_reset(priv);
  5790. priv->start_calib = 1;
  5791. #endif /* CONFIG_IWL4965_SENSITIVITY */
  5792. if (priv->iw_mode == IEEE80211_IF_TYPE_IBSS)
  5793. priv->assoc_station_added = 1;
  5794. iwl4965_activate_qos(priv, 0);
  5795. /* we have just associated, don't start scan too early */
  5796. priv->next_scan_jiffies = jiffies + IWL_DELAY_NEXT_SCAN;
  5797. mutex_unlock(&priv->mutex);
  5798. }
  5799. static void iwl4965_bg_abort_scan(struct work_struct *work)
  5800. {
  5801. struct iwl_priv *priv = container_of(work, struct iwl_priv, abort_scan);
  5802. if (!iwl4965_is_ready(priv))
  5803. return;
  5804. mutex_lock(&priv->mutex);
  5805. set_bit(STATUS_SCAN_ABORTING, &priv->status);
  5806. iwl4965_send_scan_abort(priv);
  5807. mutex_unlock(&priv->mutex);
  5808. }
  5809. static int iwl4965_mac_config(struct ieee80211_hw *hw, struct ieee80211_conf *conf);
  5810. static void iwl4965_bg_scan_completed(struct work_struct *work)
  5811. {
  5812. struct iwl_priv *priv =
  5813. container_of(work, struct iwl_priv, scan_completed);
  5814. IWL_DEBUG(IWL_DL_INFO | IWL_DL_SCAN, "SCAN complete scan\n");
  5815. if (test_bit(STATUS_EXIT_PENDING, &priv->status))
  5816. return;
  5817. if (test_bit(STATUS_CONF_PENDING, &priv->status))
  5818. iwl4965_mac_config(priv->hw, ieee80211_get_hw_conf(priv->hw));
  5819. ieee80211_scan_completed(priv->hw);
  5820. /* Since setting the TXPOWER may have been deferred while
  5821. * performing the scan, fire one off */
  5822. mutex_lock(&priv->mutex);
  5823. iwl4965_hw_reg_send_txpower(priv);
  5824. mutex_unlock(&priv->mutex);
  5825. }
  5826. /*****************************************************************************
  5827. *
  5828. * mac80211 entry point functions
  5829. *
  5830. *****************************************************************************/
  5831. #define UCODE_READY_TIMEOUT (2 * HZ)
  5832. static int iwl4965_mac_start(struct ieee80211_hw *hw)
  5833. {
  5834. struct iwl_priv *priv = hw->priv;
  5835. int ret;
  5836. IWL_DEBUG_MAC80211("enter\n");
  5837. if (pci_enable_device(priv->pci_dev)) {
  5838. IWL_ERROR("Fail to pci_enable_device\n");
  5839. return -ENODEV;
  5840. }
  5841. pci_restore_state(priv->pci_dev);
  5842. pci_enable_msi(priv->pci_dev);
  5843. ret = request_irq(priv->pci_dev->irq, iwl4965_isr, IRQF_SHARED,
  5844. DRV_NAME, priv);
  5845. if (ret) {
  5846. IWL_ERROR("Error allocating IRQ %d\n", priv->pci_dev->irq);
  5847. goto out_disable_msi;
  5848. }
  5849. /* we should be verifying the device is ready to be opened */
  5850. mutex_lock(&priv->mutex);
  5851. memset(&priv->staging_rxon, 0, sizeof(struct iwl4965_rxon_cmd));
  5852. /* fetch ucode file from disk, alloc and copy to bus-master buffers ...
  5853. * ucode filename and max sizes are card-specific. */
  5854. if (!priv->ucode_code.len) {
  5855. ret = iwl4965_read_ucode(priv);
  5856. if (ret) {
  5857. IWL_ERROR("Could not read microcode: %d\n", ret);
  5858. mutex_unlock(&priv->mutex);
  5859. goto out_release_irq;
  5860. }
  5861. }
  5862. ret = __iwl4965_up(priv);
  5863. mutex_unlock(&priv->mutex);
  5864. if (ret)
  5865. goto out_release_irq;
  5866. IWL_DEBUG_INFO("Start UP work done.\n");
  5867. if (test_bit(STATUS_IN_SUSPEND, &priv->status))
  5868. return 0;
  5869. /* Wait for START_ALIVE from ucode. Otherwise callbacks from
  5870. * mac80211 will not be run successfully. */
  5871. ret = wait_event_interruptible_timeout(priv->wait_command_queue,
  5872. test_bit(STATUS_READY, &priv->status),
  5873. UCODE_READY_TIMEOUT);
  5874. if (!ret) {
  5875. if (!test_bit(STATUS_READY, &priv->status)) {
  5876. IWL_ERROR("Wait for START_ALIVE timeout after %dms.\n",
  5877. jiffies_to_msecs(UCODE_READY_TIMEOUT));
  5878. ret = -ETIMEDOUT;
  5879. goto out_release_irq;
  5880. }
  5881. }
  5882. priv->is_open = 1;
  5883. IWL_DEBUG_MAC80211("leave\n");
  5884. return 0;
  5885. out_release_irq:
  5886. free_irq(priv->pci_dev->irq, priv);
  5887. out_disable_msi:
  5888. pci_disable_msi(priv->pci_dev);
  5889. pci_disable_device(priv->pci_dev);
  5890. priv->is_open = 0;
  5891. IWL_DEBUG_MAC80211("leave - failed\n");
  5892. return ret;
  5893. }
  5894. static void iwl4965_mac_stop(struct ieee80211_hw *hw)
  5895. {
  5896. struct iwl_priv *priv = hw->priv;
  5897. IWL_DEBUG_MAC80211("enter\n");
  5898. if (!priv->is_open) {
  5899. IWL_DEBUG_MAC80211("leave - skip\n");
  5900. return;
  5901. }
  5902. priv->is_open = 0;
  5903. if (iwl4965_is_ready_rf(priv)) {
  5904. /* stop mac, cancel any scan request and clear
  5905. * RXON_FILTER_ASSOC_MSK BIT
  5906. */
  5907. mutex_lock(&priv->mutex);
  5908. iwl4965_scan_cancel_timeout(priv, 100);
  5909. cancel_delayed_work(&priv->post_associate);
  5910. mutex_unlock(&priv->mutex);
  5911. }
  5912. iwl4965_down(priv);
  5913. flush_workqueue(priv->workqueue);
  5914. free_irq(priv->pci_dev->irq, priv);
  5915. pci_disable_msi(priv->pci_dev);
  5916. pci_save_state(priv->pci_dev);
  5917. pci_disable_device(priv->pci_dev);
  5918. IWL_DEBUG_MAC80211("leave\n");
  5919. }
  5920. static int iwl4965_mac_tx(struct ieee80211_hw *hw, struct sk_buff *skb,
  5921. struct ieee80211_tx_control *ctl)
  5922. {
  5923. struct iwl_priv *priv = hw->priv;
  5924. IWL_DEBUG_MAC80211("enter\n");
  5925. if (priv->iw_mode == IEEE80211_IF_TYPE_MNTR) {
  5926. IWL_DEBUG_MAC80211("leave - monitor\n");
  5927. return -1;
  5928. }
  5929. IWL_DEBUG_TX("dev->xmit(%d bytes) at rate 0x%02x\n", skb->len,
  5930. ctl->tx_rate->bitrate);
  5931. if (iwl4965_tx_skb(priv, skb, ctl))
  5932. dev_kfree_skb_any(skb);
  5933. IWL_DEBUG_MAC80211("leave\n");
  5934. return 0;
  5935. }
  5936. static int iwl4965_mac_add_interface(struct ieee80211_hw *hw,
  5937. struct ieee80211_if_init_conf *conf)
  5938. {
  5939. struct iwl_priv *priv = hw->priv;
  5940. unsigned long flags;
  5941. DECLARE_MAC_BUF(mac);
  5942. IWL_DEBUG_MAC80211("enter: type %d\n", conf->type);
  5943. if (priv->vif) {
  5944. IWL_DEBUG_MAC80211("leave - vif != NULL\n");
  5945. return -EOPNOTSUPP;
  5946. }
  5947. spin_lock_irqsave(&priv->lock, flags);
  5948. priv->vif = conf->vif;
  5949. spin_unlock_irqrestore(&priv->lock, flags);
  5950. mutex_lock(&priv->mutex);
  5951. if (conf->mac_addr) {
  5952. IWL_DEBUG_MAC80211("Set %s\n", print_mac(mac, conf->mac_addr));
  5953. memcpy(priv->mac_addr, conf->mac_addr, ETH_ALEN);
  5954. }
  5955. if (iwl4965_is_ready(priv))
  5956. iwl4965_set_mode(priv, conf->type);
  5957. mutex_unlock(&priv->mutex);
  5958. IWL_DEBUG_MAC80211("leave\n");
  5959. return 0;
  5960. }
  5961. /**
  5962. * iwl4965_mac_config - mac80211 config callback
  5963. *
  5964. * We ignore conf->flags & IEEE80211_CONF_SHORT_SLOT_TIME since it seems to
  5965. * be set inappropriately and the driver currently sets the hardware up to
  5966. * use it whenever needed.
  5967. */
  5968. static int iwl4965_mac_config(struct ieee80211_hw *hw, struct ieee80211_conf *conf)
  5969. {
  5970. struct iwl_priv *priv = hw->priv;
  5971. const struct iwl4965_channel_info *ch_info;
  5972. unsigned long flags;
  5973. int ret = 0;
  5974. mutex_lock(&priv->mutex);
  5975. IWL_DEBUG_MAC80211("enter to channel %d\n", conf->channel->hw_value);
  5976. priv->add_radiotap = !!(conf->flags & IEEE80211_CONF_RADIOTAP);
  5977. if (!iwl4965_is_ready(priv)) {
  5978. IWL_DEBUG_MAC80211("leave - not ready\n");
  5979. ret = -EIO;
  5980. goto out;
  5981. }
  5982. if (unlikely(!iwl4965_param_disable_hw_scan &&
  5983. test_bit(STATUS_SCANNING, &priv->status))) {
  5984. IWL_DEBUG_MAC80211("leave - scanning\n");
  5985. set_bit(STATUS_CONF_PENDING, &priv->status);
  5986. mutex_unlock(&priv->mutex);
  5987. return 0;
  5988. }
  5989. spin_lock_irqsave(&priv->lock, flags);
  5990. ch_info = iwl4965_get_channel_info(priv, conf->channel->band,
  5991. ieee80211_frequency_to_channel(conf->channel->center_freq));
  5992. if (!is_channel_valid(ch_info)) {
  5993. IWL_DEBUG_MAC80211("leave - invalid channel\n");
  5994. spin_unlock_irqrestore(&priv->lock, flags);
  5995. ret = -EINVAL;
  5996. goto out;
  5997. }
  5998. #ifdef CONFIG_IWL4965_HT
  5999. /* if we are switching from ht to 2.4 clear flags
  6000. * from any ht related info since 2.4 does not
  6001. * support ht */
  6002. if ((le16_to_cpu(priv->staging_rxon.channel) != conf->channel->hw_value)
  6003. #ifdef IEEE80211_CONF_CHANNEL_SWITCH
  6004. && !(conf->flags & IEEE80211_CONF_CHANNEL_SWITCH)
  6005. #endif
  6006. )
  6007. priv->staging_rxon.flags = 0;
  6008. #endif /* CONFIG_IWL4965_HT */
  6009. iwl4965_set_rxon_channel(priv, conf->channel->band,
  6010. ieee80211_frequency_to_channel(conf->channel->center_freq));
  6011. iwl4965_set_flags_for_phymode(priv, conf->channel->band);
  6012. /* The list of supported rates and rate mask can be different
  6013. * for each band; since the band may have changed, reset
  6014. * the rate mask to what mac80211 lists */
  6015. iwl4965_set_rate(priv);
  6016. spin_unlock_irqrestore(&priv->lock, flags);
  6017. #ifdef IEEE80211_CONF_CHANNEL_SWITCH
  6018. if (conf->flags & IEEE80211_CONF_CHANNEL_SWITCH) {
  6019. iwl4965_hw_channel_switch(priv, conf->channel);
  6020. goto out;
  6021. }
  6022. #endif
  6023. iwl4965_radio_kill_sw(priv, !conf->radio_enabled);
  6024. if (!conf->radio_enabled) {
  6025. IWL_DEBUG_MAC80211("leave - radio disabled\n");
  6026. goto out;
  6027. }
  6028. if (iwl4965_is_rfkill(priv)) {
  6029. IWL_DEBUG_MAC80211("leave - RF kill\n");
  6030. ret = -EIO;
  6031. goto out;
  6032. }
  6033. iwl4965_set_rate(priv);
  6034. if (memcmp(&priv->active_rxon,
  6035. &priv->staging_rxon, sizeof(priv->staging_rxon)))
  6036. iwl4965_commit_rxon(priv);
  6037. else
  6038. IWL_DEBUG_INFO("No re-sending same RXON configuration.\n");
  6039. IWL_DEBUG_MAC80211("leave\n");
  6040. out:
  6041. clear_bit(STATUS_CONF_PENDING, &priv->status);
  6042. mutex_unlock(&priv->mutex);
  6043. return ret;
  6044. }
  6045. static void iwl4965_config_ap(struct iwl_priv *priv)
  6046. {
  6047. int rc = 0;
  6048. if (test_bit(STATUS_EXIT_PENDING, &priv->status))
  6049. return;
  6050. /* The following should be done only at AP bring up */
  6051. if ((priv->active_rxon.filter_flags & RXON_FILTER_ASSOC_MSK) == 0) {
  6052. /* RXON - unassoc (to set timing command) */
  6053. priv->staging_rxon.filter_flags &= ~RXON_FILTER_ASSOC_MSK;
  6054. iwl4965_commit_rxon(priv);
  6055. /* RXON Timing */
  6056. memset(&priv->rxon_timing, 0, sizeof(struct iwl4965_rxon_time_cmd));
  6057. iwl4965_setup_rxon_timing(priv);
  6058. rc = iwl4965_send_cmd_pdu(priv, REPLY_RXON_TIMING,
  6059. sizeof(priv->rxon_timing), &priv->rxon_timing);
  6060. if (rc)
  6061. IWL_WARNING("REPLY_RXON_TIMING failed - "
  6062. "Attempting to continue.\n");
  6063. iwl4965_set_rxon_chain(priv);
  6064. /* FIXME: what should be the assoc_id for AP? */
  6065. priv->staging_rxon.assoc_id = cpu_to_le16(priv->assoc_id);
  6066. if (priv->assoc_capability & WLAN_CAPABILITY_SHORT_PREAMBLE)
  6067. priv->staging_rxon.flags |=
  6068. RXON_FLG_SHORT_PREAMBLE_MSK;
  6069. else
  6070. priv->staging_rxon.flags &=
  6071. ~RXON_FLG_SHORT_PREAMBLE_MSK;
  6072. if (priv->staging_rxon.flags & RXON_FLG_BAND_24G_MSK) {
  6073. if (priv->assoc_capability &
  6074. WLAN_CAPABILITY_SHORT_SLOT_TIME)
  6075. priv->staging_rxon.flags |=
  6076. RXON_FLG_SHORT_SLOT_MSK;
  6077. else
  6078. priv->staging_rxon.flags &=
  6079. ~RXON_FLG_SHORT_SLOT_MSK;
  6080. if (priv->iw_mode == IEEE80211_IF_TYPE_IBSS)
  6081. priv->staging_rxon.flags &=
  6082. ~RXON_FLG_SHORT_SLOT_MSK;
  6083. }
  6084. /* restore RXON assoc */
  6085. priv->staging_rxon.filter_flags |= RXON_FILTER_ASSOC_MSK;
  6086. iwl4965_commit_rxon(priv);
  6087. iwl4965_activate_qos(priv, 1);
  6088. iwl4965_rxon_add_station(priv, iwl4965_broadcast_addr, 0);
  6089. }
  6090. iwl4965_send_beacon_cmd(priv);
  6091. /* FIXME - we need to add code here to detect a totally new
  6092. * configuration, reset the AP, unassoc, rxon timing, assoc,
  6093. * clear sta table, add BCAST sta... */
  6094. }
  6095. static int iwl4965_mac_config_interface(struct ieee80211_hw *hw,
  6096. struct ieee80211_vif *vif,
  6097. struct ieee80211_if_conf *conf)
  6098. {
  6099. struct iwl_priv *priv = hw->priv;
  6100. DECLARE_MAC_BUF(mac);
  6101. unsigned long flags;
  6102. int rc;
  6103. if (conf == NULL)
  6104. return -EIO;
  6105. if (priv->vif != vif) {
  6106. IWL_DEBUG_MAC80211("leave - priv->vif != vif\n");
  6107. mutex_unlock(&priv->mutex);
  6108. return 0;
  6109. }
  6110. if ((priv->iw_mode == IEEE80211_IF_TYPE_AP) &&
  6111. (!conf->beacon || !conf->ssid_len)) {
  6112. IWL_DEBUG_MAC80211
  6113. ("Leaving in AP mode because HostAPD is not ready.\n");
  6114. return 0;
  6115. }
  6116. if (!iwl4965_is_alive(priv))
  6117. return -EAGAIN;
  6118. mutex_lock(&priv->mutex);
  6119. if (conf->bssid)
  6120. IWL_DEBUG_MAC80211("bssid: %s\n",
  6121. print_mac(mac, conf->bssid));
  6122. /*
  6123. * very dubious code was here; the probe filtering flag is never set:
  6124. *
  6125. if (unlikely(test_bit(STATUS_SCANNING, &priv->status)) &&
  6126. !(priv->hw->flags & IEEE80211_HW_NO_PROBE_FILTERING)) {
  6127. */
  6128. if (priv->iw_mode == IEEE80211_IF_TYPE_AP) {
  6129. if (!conf->bssid) {
  6130. conf->bssid = priv->mac_addr;
  6131. memcpy(priv->bssid, priv->mac_addr, ETH_ALEN);
  6132. IWL_DEBUG_MAC80211("bssid was set to: %s\n",
  6133. print_mac(mac, conf->bssid));
  6134. }
  6135. if (priv->ibss_beacon)
  6136. dev_kfree_skb(priv->ibss_beacon);
  6137. priv->ibss_beacon = conf->beacon;
  6138. }
  6139. if (iwl4965_is_rfkill(priv))
  6140. goto done;
  6141. if (conf->bssid && !is_zero_ether_addr(conf->bssid) &&
  6142. !is_multicast_ether_addr(conf->bssid)) {
  6143. /* If there is currently a HW scan going on in the background
  6144. * then we need to cancel it else the RXON below will fail. */
  6145. if (iwl4965_scan_cancel_timeout(priv, 100)) {
  6146. IWL_WARNING("Aborted scan still in progress "
  6147. "after 100ms\n");
  6148. IWL_DEBUG_MAC80211("leaving - scan abort failed.\n");
  6149. mutex_unlock(&priv->mutex);
  6150. return -EAGAIN;
  6151. }
  6152. memcpy(priv->staging_rxon.bssid_addr, conf->bssid, ETH_ALEN);
  6153. /* TODO: Audit driver for usage of these members and see
  6154. * if mac80211 deprecates them (priv->bssid looks like it
  6155. * shouldn't be there, but I haven't scanned the IBSS code
  6156. * to verify) - jpk */
  6157. memcpy(priv->bssid, conf->bssid, ETH_ALEN);
  6158. if (priv->iw_mode == IEEE80211_IF_TYPE_AP)
  6159. iwl4965_config_ap(priv);
  6160. else {
  6161. rc = iwl4965_commit_rxon(priv);
  6162. if ((priv->iw_mode == IEEE80211_IF_TYPE_STA) && rc)
  6163. iwl4965_rxon_add_station(
  6164. priv, priv->active_rxon.bssid_addr, 1);
  6165. }
  6166. } else {
  6167. iwl4965_scan_cancel_timeout(priv, 100);
  6168. priv->staging_rxon.filter_flags &= ~RXON_FILTER_ASSOC_MSK;
  6169. iwl4965_commit_rxon(priv);
  6170. }
  6171. done:
  6172. spin_lock_irqsave(&priv->lock, flags);
  6173. if (!conf->ssid_len)
  6174. memset(priv->essid, 0, IW_ESSID_MAX_SIZE);
  6175. else
  6176. memcpy(priv->essid, conf->ssid, conf->ssid_len);
  6177. priv->essid_len = conf->ssid_len;
  6178. spin_unlock_irqrestore(&priv->lock, flags);
  6179. IWL_DEBUG_MAC80211("leave\n");
  6180. mutex_unlock(&priv->mutex);
  6181. return 0;
  6182. }
  6183. static void iwl4965_configure_filter(struct ieee80211_hw *hw,
  6184. unsigned int changed_flags,
  6185. unsigned int *total_flags,
  6186. int mc_count, struct dev_addr_list *mc_list)
  6187. {
  6188. /*
  6189. * XXX: dummy
  6190. * see also iwl4965_connection_init_rx_config
  6191. */
  6192. *total_flags = 0;
  6193. }
  6194. static void iwl4965_mac_remove_interface(struct ieee80211_hw *hw,
  6195. struct ieee80211_if_init_conf *conf)
  6196. {
  6197. struct iwl_priv *priv = hw->priv;
  6198. IWL_DEBUG_MAC80211("enter\n");
  6199. mutex_lock(&priv->mutex);
  6200. if (iwl4965_is_ready_rf(priv)) {
  6201. iwl4965_scan_cancel_timeout(priv, 100);
  6202. cancel_delayed_work(&priv->post_associate);
  6203. priv->staging_rxon.filter_flags &= ~RXON_FILTER_ASSOC_MSK;
  6204. iwl4965_commit_rxon(priv);
  6205. }
  6206. if (priv->vif == conf->vif) {
  6207. priv->vif = NULL;
  6208. memset(priv->bssid, 0, ETH_ALEN);
  6209. memset(priv->essid, 0, IW_ESSID_MAX_SIZE);
  6210. priv->essid_len = 0;
  6211. }
  6212. mutex_unlock(&priv->mutex);
  6213. IWL_DEBUG_MAC80211("leave\n");
  6214. }
  6215. static void iwl4965_bss_info_changed(struct ieee80211_hw *hw,
  6216. struct ieee80211_vif *vif,
  6217. struct ieee80211_bss_conf *bss_conf,
  6218. u32 changes)
  6219. {
  6220. struct iwl_priv *priv = hw->priv;
  6221. if (changes & BSS_CHANGED_ERP_PREAMBLE) {
  6222. if (bss_conf->use_short_preamble)
  6223. priv->staging_rxon.flags |= RXON_FLG_SHORT_PREAMBLE_MSK;
  6224. else
  6225. priv->staging_rxon.flags &= ~RXON_FLG_SHORT_PREAMBLE_MSK;
  6226. }
  6227. if (changes & BSS_CHANGED_ERP_CTS_PROT) {
  6228. if (bss_conf->use_cts_prot && (priv->band != IEEE80211_BAND_5GHZ))
  6229. priv->staging_rxon.flags |= RXON_FLG_TGG_PROTECT_MSK;
  6230. else
  6231. priv->staging_rxon.flags &= ~RXON_FLG_TGG_PROTECT_MSK;
  6232. }
  6233. if (changes & BSS_CHANGED_ASSOC) {
  6234. /*
  6235. * TODO:
  6236. * do stuff instead of sniffing assoc resp
  6237. */
  6238. }
  6239. if (iwl4965_is_associated(priv))
  6240. iwl4965_send_rxon_assoc(priv);
  6241. }
  6242. static int iwl4965_mac_hw_scan(struct ieee80211_hw *hw, u8 *ssid, size_t len)
  6243. {
  6244. int rc = 0;
  6245. unsigned long flags;
  6246. struct iwl_priv *priv = hw->priv;
  6247. IWL_DEBUG_MAC80211("enter\n");
  6248. mutex_lock(&priv->mutex);
  6249. spin_lock_irqsave(&priv->lock, flags);
  6250. if (!iwl4965_is_ready_rf(priv)) {
  6251. rc = -EIO;
  6252. IWL_DEBUG_MAC80211("leave - not ready or exit pending\n");
  6253. goto out_unlock;
  6254. }
  6255. if (priv->iw_mode == IEEE80211_IF_TYPE_AP) { /* APs don't scan */
  6256. rc = -EIO;
  6257. IWL_ERROR("ERROR: APs don't scan\n");
  6258. goto out_unlock;
  6259. }
  6260. /* we don't schedule scan within next_scan_jiffies period */
  6261. if (priv->next_scan_jiffies &&
  6262. time_after(priv->next_scan_jiffies, jiffies)) {
  6263. rc = -EAGAIN;
  6264. goto out_unlock;
  6265. }
  6266. /* if we just finished scan ask for delay */
  6267. if (priv->last_scan_jiffies && time_after(priv->last_scan_jiffies +
  6268. IWL_DELAY_NEXT_SCAN, jiffies)) {
  6269. rc = -EAGAIN;
  6270. goto out_unlock;
  6271. }
  6272. if (len) {
  6273. IWL_DEBUG_SCAN("direct scan for %s [%d]\n ",
  6274. iwl4965_escape_essid(ssid, len), (int)len);
  6275. priv->one_direct_scan = 1;
  6276. priv->direct_ssid_len = (u8)
  6277. min((u8) len, (u8) IW_ESSID_MAX_SIZE);
  6278. memcpy(priv->direct_ssid, ssid, priv->direct_ssid_len);
  6279. } else
  6280. priv->one_direct_scan = 0;
  6281. rc = iwl4965_scan_initiate(priv);
  6282. IWL_DEBUG_MAC80211("leave\n");
  6283. out_unlock:
  6284. spin_unlock_irqrestore(&priv->lock, flags);
  6285. mutex_unlock(&priv->mutex);
  6286. return rc;
  6287. }
  6288. static int iwl4965_mac_set_key(struct ieee80211_hw *hw, enum set_key_cmd cmd,
  6289. const u8 *local_addr, const u8 *addr,
  6290. struct ieee80211_key_conf *key)
  6291. {
  6292. struct iwl_priv *priv = hw->priv;
  6293. DECLARE_MAC_BUF(mac);
  6294. int rc = 0;
  6295. u8 sta_id;
  6296. IWL_DEBUG_MAC80211("enter\n");
  6297. if (!iwl4965_param_hwcrypto) {
  6298. IWL_DEBUG_MAC80211("leave - hwcrypto disabled\n");
  6299. return -EOPNOTSUPP;
  6300. }
  6301. if (is_zero_ether_addr(addr))
  6302. /* only support pairwise keys */
  6303. return -EOPNOTSUPP;
  6304. sta_id = iwl4965_hw_find_station(priv, addr);
  6305. if (sta_id == IWL_INVALID_STATION) {
  6306. IWL_DEBUG_MAC80211("leave - %s not in station map.\n",
  6307. print_mac(mac, addr));
  6308. return -EINVAL;
  6309. }
  6310. mutex_lock(&priv->mutex);
  6311. iwl4965_scan_cancel_timeout(priv, 100);
  6312. switch (cmd) {
  6313. case SET_KEY:
  6314. rc = iwl4965_update_sta_key_info(priv, key, sta_id);
  6315. if (!rc) {
  6316. iwl4965_set_rxon_hwcrypto(priv, 1);
  6317. iwl4965_commit_rxon(priv);
  6318. key->hw_key_idx = sta_id;
  6319. IWL_DEBUG_MAC80211("set_key success, using hwcrypto\n");
  6320. key->flags |= IEEE80211_KEY_FLAG_GENERATE_IV;
  6321. }
  6322. break;
  6323. case DISABLE_KEY:
  6324. rc = iwl4965_clear_sta_key_info(priv, sta_id);
  6325. if (!rc) {
  6326. iwl4965_set_rxon_hwcrypto(priv, 0);
  6327. iwl4965_commit_rxon(priv);
  6328. IWL_DEBUG_MAC80211("disable hwcrypto key\n");
  6329. }
  6330. break;
  6331. default:
  6332. rc = -EINVAL;
  6333. }
  6334. IWL_DEBUG_MAC80211("leave\n");
  6335. mutex_unlock(&priv->mutex);
  6336. return rc;
  6337. }
  6338. static int iwl4965_mac_conf_tx(struct ieee80211_hw *hw, int queue,
  6339. const struct ieee80211_tx_queue_params *params)
  6340. {
  6341. struct iwl_priv *priv = hw->priv;
  6342. unsigned long flags;
  6343. int q;
  6344. IWL_DEBUG_MAC80211("enter\n");
  6345. if (!iwl4965_is_ready_rf(priv)) {
  6346. IWL_DEBUG_MAC80211("leave - RF not ready\n");
  6347. return -EIO;
  6348. }
  6349. if (queue >= AC_NUM) {
  6350. IWL_DEBUG_MAC80211("leave - queue >= AC_NUM %d\n", queue);
  6351. return 0;
  6352. }
  6353. if (!priv->qos_data.qos_enable) {
  6354. priv->qos_data.qos_active = 0;
  6355. IWL_DEBUG_MAC80211("leave - qos not enabled\n");
  6356. return 0;
  6357. }
  6358. q = AC_NUM - 1 - queue;
  6359. spin_lock_irqsave(&priv->lock, flags);
  6360. priv->qos_data.def_qos_parm.ac[q].cw_min = cpu_to_le16(params->cw_min);
  6361. priv->qos_data.def_qos_parm.ac[q].cw_max = cpu_to_le16(params->cw_max);
  6362. priv->qos_data.def_qos_parm.ac[q].aifsn = params->aifs;
  6363. priv->qos_data.def_qos_parm.ac[q].edca_txop =
  6364. cpu_to_le16((params->txop * 32));
  6365. priv->qos_data.def_qos_parm.ac[q].reserved1 = 0;
  6366. priv->qos_data.qos_active = 1;
  6367. spin_unlock_irqrestore(&priv->lock, flags);
  6368. mutex_lock(&priv->mutex);
  6369. if (priv->iw_mode == IEEE80211_IF_TYPE_AP)
  6370. iwl4965_activate_qos(priv, 1);
  6371. else if (priv->assoc_id && iwl4965_is_associated(priv))
  6372. iwl4965_activate_qos(priv, 0);
  6373. mutex_unlock(&priv->mutex);
  6374. IWL_DEBUG_MAC80211("leave\n");
  6375. return 0;
  6376. }
  6377. static int iwl4965_mac_get_tx_stats(struct ieee80211_hw *hw,
  6378. struct ieee80211_tx_queue_stats *stats)
  6379. {
  6380. struct iwl_priv *priv = hw->priv;
  6381. int i, avail;
  6382. struct iwl4965_tx_queue *txq;
  6383. struct iwl4965_queue *q;
  6384. unsigned long flags;
  6385. IWL_DEBUG_MAC80211("enter\n");
  6386. if (!iwl4965_is_ready_rf(priv)) {
  6387. IWL_DEBUG_MAC80211("leave - RF not ready\n");
  6388. return -EIO;
  6389. }
  6390. spin_lock_irqsave(&priv->lock, flags);
  6391. for (i = 0; i < AC_NUM; i++) {
  6392. txq = &priv->txq[i];
  6393. q = &txq->q;
  6394. avail = iwl4965_queue_space(q);
  6395. stats->data[i].len = q->n_window - avail;
  6396. stats->data[i].limit = q->n_window - q->high_mark;
  6397. stats->data[i].count = q->n_window;
  6398. }
  6399. spin_unlock_irqrestore(&priv->lock, flags);
  6400. IWL_DEBUG_MAC80211("leave\n");
  6401. return 0;
  6402. }
  6403. static int iwl4965_mac_get_stats(struct ieee80211_hw *hw,
  6404. struct ieee80211_low_level_stats *stats)
  6405. {
  6406. IWL_DEBUG_MAC80211("enter\n");
  6407. IWL_DEBUG_MAC80211("leave\n");
  6408. return 0;
  6409. }
  6410. static u64 iwl4965_mac_get_tsf(struct ieee80211_hw *hw)
  6411. {
  6412. IWL_DEBUG_MAC80211("enter\n");
  6413. IWL_DEBUG_MAC80211("leave\n");
  6414. return 0;
  6415. }
  6416. static void iwl4965_mac_reset_tsf(struct ieee80211_hw *hw)
  6417. {
  6418. struct iwl_priv *priv = hw->priv;
  6419. unsigned long flags;
  6420. mutex_lock(&priv->mutex);
  6421. IWL_DEBUG_MAC80211("enter\n");
  6422. priv->lq_mngr.lq_ready = 0;
  6423. #ifdef CONFIG_IWL4965_HT
  6424. spin_lock_irqsave(&priv->lock, flags);
  6425. memset(&priv->current_ht_config, 0, sizeof(struct iwl_ht_info));
  6426. spin_unlock_irqrestore(&priv->lock, flags);
  6427. #endif /* CONFIG_IWL4965_HT */
  6428. iwl4965_reset_qos(priv);
  6429. cancel_delayed_work(&priv->post_associate);
  6430. spin_lock_irqsave(&priv->lock, flags);
  6431. priv->assoc_id = 0;
  6432. priv->assoc_capability = 0;
  6433. priv->call_post_assoc_from_beacon = 0;
  6434. priv->assoc_station_added = 0;
  6435. /* new association get rid of ibss beacon skb */
  6436. if (priv->ibss_beacon)
  6437. dev_kfree_skb(priv->ibss_beacon);
  6438. priv->ibss_beacon = NULL;
  6439. priv->beacon_int = priv->hw->conf.beacon_int;
  6440. priv->timestamp1 = 0;
  6441. priv->timestamp0 = 0;
  6442. if ((priv->iw_mode == IEEE80211_IF_TYPE_STA))
  6443. priv->beacon_int = 0;
  6444. spin_unlock_irqrestore(&priv->lock, flags);
  6445. if (!iwl4965_is_ready_rf(priv)) {
  6446. IWL_DEBUG_MAC80211("leave - not ready\n");
  6447. mutex_unlock(&priv->mutex);
  6448. return;
  6449. }
  6450. /* we are restarting association process
  6451. * clear RXON_FILTER_ASSOC_MSK bit
  6452. */
  6453. if (priv->iw_mode != IEEE80211_IF_TYPE_AP) {
  6454. iwl4965_scan_cancel_timeout(priv, 100);
  6455. priv->staging_rxon.filter_flags &= ~RXON_FILTER_ASSOC_MSK;
  6456. iwl4965_commit_rxon(priv);
  6457. }
  6458. /* Per mac80211.h: This is only used in IBSS mode... */
  6459. if (priv->iw_mode != IEEE80211_IF_TYPE_IBSS) {
  6460. IWL_DEBUG_MAC80211("leave - not in IBSS\n");
  6461. mutex_unlock(&priv->mutex);
  6462. return;
  6463. }
  6464. priv->only_active_channel = 0;
  6465. iwl4965_set_rate(priv);
  6466. mutex_unlock(&priv->mutex);
  6467. IWL_DEBUG_MAC80211("leave\n");
  6468. }
  6469. static int iwl4965_mac_beacon_update(struct ieee80211_hw *hw, struct sk_buff *skb,
  6470. struct ieee80211_tx_control *control)
  6471. {
  6472. struct iwl_priv *priv = hw->priv;
  6473. unsigned long flags;
  6474. mutex_lock(&priv->mutex);
  6475. IWL_DEBUG_MAC80211("enter\n");
  6476. if (!iwl4965_is_ready_rf(priv)) {
  6477. IWL_DEBUG_MAC80211("leave - RF not ready\n");
  6478. mutex_unlock(&priv->mutex);
  6479. return -EIO;
  6480. }
  6481. if (priv->iw_mode != IEEE80211_IF_TYPE_IBSS) {
  6482. IWL_DEBUG_MAC80211("leave - not IBSS\n");
  6483. mutex_unlock(&priv->mutex);
  6484. return -EIO;
  6485. }
  6486. spin_lock_irqsave(&priv->lock, flags);
  6487. if (priv->ibss_beacon)
  6488. dev_kfree_skb(priv->ibss_beacon);
  6489. priv->ibss_beacon = skb;
  6490. priv->assoc_id = 0;
  6491. IWL_DEBUG_MAC80211("leave\n");
  6492. spin_unlock_irqrestore(&priv->lock, flags);
  6493. iwl4965_reset_qos(priv);
  6494. queue_work(priv->workqueue, &priv->post_associate.work);
  6495. mutex_unlock(&priv->mutex);
  6496. return 0;
  6497. }
  6498. #ifdef CONFIG_IWL4965_HT
  6499. static void iwl4965_ht_info_fill(struct ieee80211_conf *conf,
  6500. struct iwl_priv *priv)
  6501. {
  6502. struct iwl_ht_info *iwl_conf = &priv->current_ht_config;
  6503. struct ieee80211_ht_info *ht_conf = &conf->ht_conf;
  6504. struct ieee80211_ht_bss_info *ht_bss_conf = &conf->ht_bss_conf;
  6505. IWL_DEBUG_MAC80211("enter: \n");
  6506. if (!(conf->flags & IEEE80211_CONF_SUPPORT_HT_MODE)) {
  6507. iwl_conf->is_ht = 0;
  6508. return;
  6509. }
  6510. iwl_conf->is_ht = 1;
  6511. priv->ps_mode = (u8)((ht_conf->cap & IEEE80211_HT_CAP_MIMO_PS) >> 2);
  6512. if (ht_conf->cap & IEEE80211_HT_CAP_SGI_20)
  6513. iwl_conf->sgf |= 0x1;
  6514. if (ht_conf->cap & IEEE80211_HT_CAP_SGI_40)
  6515. iwl_conf->sgf |= 0x2;
  6516. iwl_conf->is_green_field = !!(ht_conf->cap & IEEE80211_HT_CAP_GRN_FLD);
  6517. iwl_conf->max_amsdu_size =
  6518. !!(ht_conf->cap & IEEE80211_HT_CAP_MAX_AMSDU);
  6519. iwl_conf->supported_chan_width =
  6520. !!(ht_conf->cap & IEEE80211_HT_CAP_SUP_WIDTH);
  6521. iwl_conf->extension_chan_offset =
  6522. ht_bss_conf->bss_cap & IEEE80211_HT_IE_CHA_SEC_OFFSET;
  6523. /* If no above or below channel supplied disable FAT channel */
  6524. if (iwl_conf->extension_chan_offset != IWL_EXT_CHANNEL_OFFSET_ABOVE &&
  6525. iwl_conf->extension_chan_offset != IWL_EXT_CHANNEL_OFFSET_BELOW)
  6526. iwl_conf->supported_chan_width = 0;
  6527. iwl_conf->tx_mimo_ps_mode =
  6528. (u8)((ht_conf->cap & IEEE80211_HT_CAP_MIMO_PS) >> 2);
  6529. memcpy(iwl_conf->supp_mcs_set, ht_conf->supp_mcs_set, 16);
  6530. iwl_conf->control_channel = ht_bss_conf->primary_channel;
  6531. iwl_conf->tx_chan_width =
  6532. !!(ht_bss_conf->bss_cap & IEEE80211_HT_IE_CHA_WIDTH);
  6533. iwl_conf->ht_protection =
  6534. ht_bss_conf->bss_op_mode & IEEE80211_HT_IE_HT_PROTECTION;
  6535. iwl_conf->non_GF_STA_present =
  6536. !!(ht_bss_conf->bss_op_mode & IEEE80211_HT_IE_NON_GF_STA_PRSNT);
  6537. IWL_DEBUG_MAC80211("control channel %d\n",
  6538. iwl_conf->control_channel);
  6539. IWL_DEBUG_MAC80211("leave\n");
  6540. }
  6541. static int iwl4965_mac_conf_ht(struct ieee80211_hw *hw,
  6542. struct ieee80211_conf *conf)
  6543. {
  6544. struct iwl_priv *priv = hw->priv;
  6545. IWL_DEBUG_MAC80211("enter: \n");
  6546. iwl4965_ht_info_fill(conf, priv);
  6547. iwl4965_set_rxon_chain(priv);
  6548. if (priv && priv->assoc_id &&
  6549. (priv->iw_mode == IEEE80211_IF_TYPE_STA)) {
  6550. unsigned long flags;
  6551. spin_lock_irqsave(&priv->lock, flags);
  6552. if (priv->beacon_int)
  6553. queue_work(priv->workqueue, &priv->post_associate.work);
  6554. else
  6555. priv->call_post_assoc_from_beacon = 1;
  6556. spin_unlock_irqrestore(&priv->lock, flags);
  6557. }
  6558. IWL_DEBUG_MAC80211("leave:\n");
  6559. return 0;
  6560. }
  6561. #endif /*CONFIG_IWL4965_HT*/
  6562. /*****************************************************************************
  6563. *
  6564. * sysfs attributes
  6565. *
  6566. *****************************************************************************/
  6567. #ifdef CONFIG_IWLWIFI_DEBUG
  6568. /*
  6569. * The following adds a new attribute to the sysfs representation
  6570. * of this device driver (i.e. a new file in /sys/bus/pci/drivers/iwl/)
  6571. * used for controlling the debug level.
  6572. *
  6573. * See the level definitions in iwl for details.
  6574. */
  6575. static ssize_t show_debug_level(struct device_driver *d, char *buf)
  6576. {
  6577. return sprintf(buf, "0x%08X\n", iwl_debug_level);
  6578. }
  6579. static ssize_t store_debug_level(struct device_driver *d,
  6580. const char *buf, size_t count)
  6581. {
  6582. char *p = (char *)buf;
  6583. u32 val;
  6584. val = simple_strtoul(p, &p, 0);
  6585. if (p == buf)
  6586. printk(KERN_INFO DRV_NAME
  6587. ": %s is not in hex or decimal form.\n", buf);
  6588. else
  6589. iwl_debug_level = val;
  6590. return strnlen(buf, count);
  6591. }
  6592. static DRIVER_ATTR(debug_level, S_IWUSR | S_IRUGO,
  6593. show_debug_level, store_debug_level);
  6594. #endif /* CONFIG_IWLWIFI_DEBUG */
  6595. static ssize_t show_rf_kill(struct device *d,
  6596. struct device_attribute *attr, char *buf)
  6597. {
  6598. /*
  6599. * 0 - RF kill not enabled
  6600. * 1 - SW based RF kill active (sysfs)
  6601. * 2 - HW based RF kill active
  6602. * 3 - Both HW and SW based RF kill active
  6603. */
  6604. struct iwl_priv *priv = (struct iwl_priv *)d->driver_data;
  6605. int val = (test_bit(STATUS_RF_KILL_SW, &priv->status) ? 0x1 : 0x0) |
  6606. (test_bit(STATUS_RF_KILL_HW, &priv->status) ? 0x2 : 0x0);
  6607. return sprintf(buf, "%i\n", val);
  6608. }
  6609. static ssize_t store_rf_kill(struct device *d,
  6610. struct device_attribute *attr,
  6611. const char *buf, size_t count)
  6612. {
  6613. struct iwl_priv *priv = (struct iwl_priv *)d->driver_data;
  6614. mutex_lock(&priv->mutex);
  6615. iwl4965_radio_kill_sw(priv, buf[0] == '1');
  6616. mutex_unlock(&priv->mutex);
  6617. return count;
  6618. }
  6619. static DEVICE_ATTR(rf_kill, S_IWUSR | S_IRUGO, show_rf_kill, store_rf_kill);
  6620. static ssize_t show_temperature(struct device *d,
  6621. struct device_attribute *attr, char *buf)
  6622. {
  6623. struct iwl_priv *priv = (struct iwl_priv *)d->driver_data;
  6624. if (!iwl4965_is_alive(priv))
  6625. return -EAGAIN;
  6626. return sprintf(buf, "%d\n", iwl4965_hw_get_temperature(priv));
  6627. }
  6628. static DEVICE_ATTR(temperature, S_IRUGO, show_temperature, NULL);
  6629. static ssize_t show_rs_window(struct device *d,
  6630. struct device_attribute *attr,
  6631. char *buf)
  6632. {
  6633. struct iwl_priv *priv = d->driver_data;
  6634. return iwl4965_fill_rs_info(priv->hw, buf, IWL_AP_ID);
  6635. }
  6636. static DEVICE_ATTR(rs_window, S_IRUGO, show_rs_window, NULL);
  6637. static ssize_t show_tx_power(struct device *d,
  6638. struct device_attribute *attr, char *buf)
  6639. {
  6640. struct iwl_priv *priv = (struct iwl_priv *)d->driver_data;
  6641. return sprintf(buf, "%d\n", priv->user_txpower_limit);
  6642. }
  6643. static ssize_t store_tx_power(struct device *d,
  6644. struct device_attribute *attr,
  6645. const char *buf, size_t count)
  6646. {
  6647. struct iwl_priv *priv = (struct iwl_priv *)d->driver_data;
  6648. char *p = (char *)buf;
  6649. u32 val;
  6650. val = simple_strtoul(p, &p, 10);
  6651. if (p == buf)
  6652. printk(KERN_INFO DRV_NAME
  6653. ": %s is not in decimal form.\n", buf);
  6654. else
  6655. iwl4965_hw_reg_set_txpower(priv, val);
  6656. return count;
  6657. }
  6658. static DEVICE_ATTR(tx_power, S_IWUSR | S_IRUGO, show_tx_power, store_tx_power);
  6659. static ssize_t show_flags(struct device *d,
  6660. struct device_attribute *attr, char *buf)
  6661. {
  6662. struct iwl_priv *priv = (struct iwl_priv *)d->driver_data;
  6663. return sprintf(buf, "0x%04X\n", priv->active_rxon.flags);
  6664. }
  6665. static ssize_t store_flags(struct device *d,
  6666. struct device_attribute *attr,
  6667. const char *buf, size_t count)
  6668. {
  6669. struct iwl_priv *priv = (struct iwl_priv *)d->driver_data;
  6670. u32 flags = simple_strtoul(buf, NULL, 0);
  6671. mutex_lock(&priv->mutex);
  6672. if (le32_to_cpu(priv->staging_rxon.flags) != flags) {
  6673. /* Cancel any currently running scans... */
  6674. if (iwl4965_scan_cancel_timeout(priv, 100))
  6675. IWL_WARNING("Could not cancel scan.\n");
  6676. else {
  6677. IWL_DEBUG_INFO("Committing rxon.flags = 0x%04X\n",
  6678. flags);
  6679. priv->staging_rxon.flags = cpu_to_le32(flags);
  6680. iwl4965_commit_rxon(priv);
  6681. }
  6682. }
  6683. mutex_unlock(&priv->mutex);
  6684. return count;
  6685. }
  6686. static DEVICE_ATTR(flags, S_IWUSR | S_IRUGO, show_flags, store_flags);
  6687. static ssize_t show_filter_flags(struct device *d,
  6688. struct device_attribute *attr, char *buf)
  6689. {
  6690. struct iwl_priv *priv = (struct iwl_priv *)d->driver_data;
  6691. return sprintf(buf, "0x%04X\n",
  6692. le32_to_cpu(priv->active_rxon.filter_flags));
  6693. }
  6694. static ssize_t store_filter_flags(struct device *d,
  6695. struct device_attribute *attr,
  6696. const char *buf, size_t count)
  6697. {
  6698. struct iwl_priv *priv = (struct iwl_priv *)d->driver_data;
  6699. u32 filter_flags = simple_strtoul(buf, NULL, 0);
  6700. mutex_lock(&priv->mutex);
  6701. if (le32_to_cpu(priv->staging_rxon.filter_flags) != filter_flags) {
  6702. /* Cancel any currently running scans... */
  6703. if (iwl4965_scan_cancel_timeout(priv, 100))
  6704. IWL_WARNING("Could not cancel scan.\n");
  6705. else {
  6706. IWL_DEBUG_INFO("Committing rxon.filter_flags = "
  6707. "0x%04X\n", filter_flags);
  6708. priv->staging_rxon.filter_flags =
  6709. cpu_to_le32(filter_flags);
  6710. iwl4965_commit_rxon(priv);
  6711. }
  6712. }
  6713. mutex_unlock(&priv->mutex);
  6714. return count;
  6715. }
  6716. static DEVICE_ATTR(filter_flags, S_IWUSR | S_IRUGO, show_filter_flags,
  6717. store_filter_flags);
  6718. #ifdef CONFIG_IWL4965_SPECTRUM_MEASUREMENT
  6719. static ssize_t show_measurement(struct device *d,
  6720. struct device_attribute *attr, char *buf)
  6721. {
  6722. struct iwl_priv *priv = dev_get_drvdata(d);
  6723. struct iwl4965_spectrum_notification measure_report;
  6724. u32 size = sizeof(measure_report), len = 0, ofs = 0;
  6725. u8 *data = (u8 *) & measure_report;
  6726. unsigned long flags;
  6727. spin_lock_irqsave(&priv->lock, flags);
  6728. if (!(priv->measurement_status & MEASUREMENT_READY)) {
  6729. spin_unlock_irqrestore(&priv->lock, flags);
  6730. return 0;
  6731. }
  6732. memcpy(&measure_report, &priv->measure_report, size);
  6733. priv->measurement_status = 0;
  6734. spin_unlock_irqrestore(&priv->lock, flags);
  6735. while (size && (PAGE_SIZE - len)) {
  6736. hex_dump_to_buffer(data + ofs, size, 16, 1, buf + len,
  6737. PAGE_SIZE - len, 1);
  6738. len = strlen(buf);
  6739. if (PAGE_SIZE - len)
  6740. buf[len++] = '\n';
  6741. ofs += 16;
  6742. size -= min(size, 16U);
  6743. }
  6744. return len;
  6745. }
  6746. static ssize_t store_measurement(struct device *d,
  6747. struct device_attribute *attr,
  6748. const char *buf, size_t count)
  6749. {
  6750. struct iwl_priv *priv = dev_get_drvdata(d);
  6751. struct ieee80211_measurement_params params = {
  6752. .channel = le16_to_cpu(priv->active_rxon.channel),
  6753. .start_time = cpu_to_le64(priv->last_tsf),
  6754. .duration = cpu_to_le16(1),
  6755. };
  6756. u8 type = IWL_MEASURE_BASIC;
  6757. u8 buffer[32];
  6758. u8 channel;
  6759. if (count) {
  6760. char *p = buffer;
  6761. strncpy(buffer, buf, min(sizeof(buffer), count));
  6762. channel = simple_strtoul(p, NULL, 0);
  6763. if (channel)
  6764. params.channel = channel;
  6765. p = buffer;
  6766. while (*p && *p != ' ')
  6767. p++;
  6768. if (*p)
  6769. type = simple_strtoul(p + 1, NULL, 0);
  6770. }
  6771. IWL_DEBUG_INFO("Invoking measurement of type %d on "
  6772. "channel %d (for '%s')\n", type, params.channel, buf);
  6773. iwl4965_get_measurement(priv, &params, type);
  6774. return count;
  6775. }
  6776. static DEVICE_ATTR(measurement, S_IRUSR | S_IWUSR,
  6777. show_measurement, store_measurement);
  6778. #endif /* CONFIG_IWL4965_SPECTRUM_MEASUREMENT */
  6779. static ssize_t store_retry_rate(struct device *d,
  6780. struct device_attribute *attr,
  6781. const char *buf, size_t count)
  6782. {
  6783. struct iwl_priv *priv = dev_get_drvdata(d);
  6784. priv->retry_rate = simple_strtoul(buf, NULL, 0);
  6785. if (priv->retry_rate <= 0)
  6786. priv->retry_rate = 1;
  6787. return count;
  6788. }
  6789. static ssize_t show_retry_rate(struct device *d,
  6790. struct device_attribute *attr, char *buf)
  6791. {
  6792. struct iwl_priv *priv = dev_get_drvdata(d);
  6793. return sprintf(buf, "%d", priv->retry_rate);
  6794. }
  6795. static DEVICE_ATTR(retry_rate, S_IWUSR | S_IRUSR, show_retry_rate,
  6796. store_retry_rate);
  6797. static ssize_t store_power_level(struct device *d,
  6798. struct device_attribute *attr,
  6799. const char *buf, size_t count)
  6800. {
  6801. struct iwl_priv *priv = dev_get_drvdata(d);
  6802. int rc;
  6803. int mode;
  6804. mode = simple_strtoul(buf, NULL, 0);
  6805. mutex_lock(&priv->mutex);
  6806. if (!iwl4965_is_ready(priv)) {
  6807. rc = -EAGAIN;
  6808. goto out;
  6809. }
  6810. if ((mode < 1) || (mode > IWL_POWER_LIMIT) || (mode == IWL_POWER_AC))
  6811. mode = IWL_POWER_AC;
  6812. else
  6813. mode |= IWL_POWER_ENABLED;
  6814. if (mode != priv->power_mode) {
  6815. rc = iwl4965_send_power_mode(priv, IWL_POWER_LEVEL(mode));
  6816. if (rc) {
  6817. IWL_DEBUG_MAC80211("failed setting power mode.\n");
  6818. goto out;
  6819. }
  6820. priv->power_mode = mode;
  6821. }
  6822. rc = count;
  6823. out:
  6824. mutex_unlock(&priv->mutex);
  6825. return rc;
  6826. }
  6827. #define MAX_WX_STRING 80
  6828. /* Values are in microsecond */
  6829. static const s32 timeout_duration[] = {
  6830. 350000,
  6831. 250000,
  6832. 75000,
  6833. 37000,
  6834. 25000,
  6835. };
  6836. static const s32 period_duration[] = {
  6837. 400000,
  6838. 700000,
  6839. 1000000,
  6840. 1000000,
  6841. 1000000
  6842. };
  6843. static ssize_t show_power_level(struct device *d,
  6844. struct device_attribute *attr, char *buf)
  6845. {
  6846. struct iwl_priv *priv = dev_get_drvdata(d);
  6847. int level = IWL_POWER_LEVEL(priv->power_mode);
  6848. char *p = buf;
  6849. p += sprintf(p, "%d ", level);
  6850. switch (level) {
  6851. case IWL_POWER_MODE_CAM:
  6852. case IWL_POWER_AC:
  6853. p += sprintf(p, "(AC)");
  6854. break;
  6855. case IWL_POWER_BATTERY:
  6856. p += sprintf(p, "(BATTERY)");
  6857. break;
  6858. default:
  6859. p += sprintf(p,
  6860. "(Timeout %dms, Period %dms)",
  6861. timeout_duration[level - 1] / 1000,
  6862. period_duration[level - 1] / 1000);
  6863. }
  6864. if (!(priv->power_mode & IWL_POWER_ENABLED))
  6865. p += sprintf(p, " OFF\n");
  6866. else
  6867. p += sprintf(p, " \n");
  6868. return (p - buf + 1);
  6869. }
  6870. static DEVICE_ATTR(power_level, S_IWUSR | S_IRUSR, show_power_level,
  6871. store_power_level);
  6872. static ssize_t show_channels(struct device *d,
  6873. struct device_attribute *attr, char *buf)
  6874. {
  6875. /* all this shit doesn't belong into sysfs anyway */
  6876. return 0;
  6877. }
  6878. static DEVICE_ATTR(channels, S_IRUSR, show_channels, NULL);
  6879. static ssize_t show_statistics(struct device *d,
  6880. struct device_attribute *attr, char *buf)
  6881. {
  6882. struct iwl_priv *priv = dev_get_drvdata(d);
  6883. u32 size = sizeof(struct iwl4965_notif_statistics);
  6884. u32 len = 0, ofs = 0;
  6885. u8 *data = (u8 *) & priv->statistics;
  6886. int rc = 0;
  6887. if (!iwl4965_is_alive(priv))
  6888. return -EAGAIN;
  6889. mutex_lock(&priv->mutex);
  6890. rc = iwl4965_send_statistics_request(priv);
  6891. mutex_unlock(&priv->mutex);
  6892. if (rc) {
  6893. len = sprintf(buf,
  6894. "Error sending statistics request: 0x%08X\n", rc);
  6895. return len;
  6896. }
  6897. while (size && (PAGE_SIZE - len)) {
  6898. hex_dump_to_buffer(data + ofs, size, 16, 1, buf + len,
  6899. PAGE_SIZE - len, 1);
  6900. len = strlen(buf);
  6901. if (PAGE_SIZE - len)
  6902. buf[len++] = '\n';
  6903. ofs += 16;
  6904. size -= min(size, 16U);
  6905. }
  6906. return len;
  6907. }
  6908. static DEVICE_ATTR(statistics, S_IRUGO, show_statistics, NULL);
  6909. static ssize_t show_antenna(struct device *d,
  6910. struct device_attribute *attr, char *buf)
  6911. {
  6912. struct iwl_priv *priv = dev_get_drvdata(d);
  6913. if (!iwl4965_is_alive(priv))
  6914. return -EAGAIN;
  6915. return sprintf(buf, "%d\n", priv->antenna);
  6916. }
  6917. static ssize_t store_antenna(struct device *d,
  6918. struct device_attribute *attr,
  6919. const char *buf, size_t count)
  6920. {
  6921. int ant;
  6922. struct iwl_priv *priv = dev_get_drvdata(d);
  6923. if (count == 0)
  6924. return 0;
  6925. if (sscanf(buf, "%1i", &ant) != 1) {
  6926. IWL_DEBUG_INFO("not in hex or decimal form.\n");
  6927. return count;
  6928. }
  6929. if ((ant >= 0) && (ant <= 2)) {
  6930. IWL_DEBUG_INFO("Setting antenna select to %d.\n", ant);
  6931. priv->antenna = (enum iwl4965_antenna)ant;
  6932. } else
  6933. IWL_DEBUG_INFO("Bad antenna select value %d.\n", ant);
  6934. return count;
  6935. }
  6936. static DEVICE_ATTR(antenna, S_IWUSR | S_IRUGO, show_antenna, store_antenna);
  6937. static ssize_t show_status(struct device *d,
  6938. struct device_attribute *attr, char *buf)
  6939. {
  6940. struct iwl_priv *priv = (struct iwl_priv *)d->driver_data;
  6941. if (!iwl4965_is_alive(priv))
  6942. return -EAGAIN;
  6943. return sprintf(buf, "0x%08x\n", (int)priv->status);
  6944. }
  6945. static DEVICE_ATTR(status, S_IRUGO, show_status, NULL);
  6946. static ssize_t dump_error_log(struct device *d,
  6947. struct device_attribute *attr,
  6948. const char *buf, size_t count)
  6949. {
  6950. char *p = (char *)buf;
  6951. if (p[0] == '1')
  6952. iwl4965_dump_nic_error_log((struct iwl_priv *)d->driver_data);
  6953. return strnlen(buf, count);
  6954. }
  6955. static DEVICE_ATTR(dump_errors, S_IWUSR, NULL, dump_error_log);
  6956. static ssize_t dump_event_log(struct device *d,
  6957. struct device_attribute *attr,
  6958. const char *buf, size_t count)
  6959. {
  6960. char *p = (char *)buf;
  6961. if (p[0] == '1')
  6962. iwl4965_dump_nic_event_log((struct iwl_priv *)d->driver_data);
  6963. return strnlen(buf, count);
  6964. }
  6965. static DEVICE_ATTR(dump_events, S_IWUSR, NULL, dump_event_log);
  6966. /*****************************************************************************
  6967. *
  6968. * driver setup and teardown
  6969. *
  6970. *****************************************************************************/
  6971. static void iwl4965_setup_deferred_work(struct iwl_priv *priv)
  6972. {
  6973. priv->workqueue = create_workqueue(DRV_NAME);
  6974. init_waitqueue_head(&priv->wait_command_queue);
  6975. INIT_WORK(&priv->up, iwl4965_bg_up);
  6976. INIT_WORK(&priv->restart, iwl4965_bg_restart);
  6977. INIT_WORK(&priv->rx_replenish, iwl4965_bg_rx_replenish);
  6978. INIT_WORK(&priv->scan_completed, iwl4965_bg_scan_completed);
  6979. INIT_WORK(&priv->request_scan, iwl4965_bg_request_scan);
  6980. INIT_WORK(&priv->abort_scan, iwl4965_bg_abort_scan);
  6981. INIT_WORK(&priv->rf_kill, iwl4965_bg_rf_kill);
  6982. INIT_WORK(&priv->beacon_update, iwl4965_bg_beacon_update);
  6983. INIT_DELAYED_WORK(&priv->post_associate, iwl4965_bg_post_associate);
  6984. INIT_DELAYED_WORK(&priv->init_alive_start, iwl4965_bg_init_alive_start);
  6985. INIT_DELAYED_WORK(&priv->alive_start, iwl4965_bg_alive_start);
  6986. INIT_DELAYED_WORK(&priv->scan_check, iwl4965_bg_scan_check);
  6987. iwl4965_hw_setup_deferred_work(priv);
  6988. tasklet_init(&priv->irq_tasklet, (void (*)(unsigned long))
  6989. iwl4965_irq_tasklet, (unsigned long)priv);
  6990. }
  6991. static void iwl4965_cancel_deferred_work(struct iwl_priv *priv)
  6992. {
  6993. iwl4965_hw_cancel_deferred_work(priv);
  6994. cancel_delayed_work_sync(&priv->init_alive_start);
  6995. cancel_delayed_work(&priv->scan_check);
  6996. cancel_delayed_work(&priv->alive_start);
  6997. cancel_delayed_work(&priv->post_associate);
  6998. cancel_work_sync(&priv->beacon_update);
  6999. }
  7000. static struct attribute *iwl4965_sysfs_entries[] = {
  7001. &dev_attr_antenna.attr,
  7002. &dev_attr_channels.attr,
  7003. &dev_attr_dump_errors.attr,
  7004. &dev_attr_dump_events.attr,
  7005. &dev_attr_flags.attr,
  7006. &dev_attr_filter_flags.attr,
  7007. #ifdef CONFIG_IWL4965_SPECTRUM_MEASUREMENT
  7008. &dev_attr_measurement.attr,
  7009. #endif
  7010. &dev_attr_power_level.attr,
  7011. &dev_attr_retry_rate.attr,
  7012. &dev_attr_rf_kill.attr,
  7013. &dev_attr_rs_window.attr,
  7014. &dev_attr_statistics.attr,
  7015. &dev_attr_status.attr,
  7016. &dev_attr_temperature.attr,
  7017. &dev_attr_tx_power.attr,
  7018. NULL
  7019. };
  7020. static struct attribute_group iwl4965_attribute_group = {
  7021. .name = NULL, /* put in device directory */
  7022. .attrs = iwl4965_sysfs_entries,
  7023. };
  7024. static struct ieee80211_ops iwl4965_hw_ops = {
  7025. .tx = iwl4965_mac_tx,
  7026. .start = iwl4965_mac_start,
  7027. .stop = iwl4965_mac_stop,
  7028. .add_interface = iwl4965_mac_add_interface,
  7029. .remove_interface = iwl4965_mac_remove_interface,
  7030. .config = iwl4965_mac_config,
  7031. .config_interface = iwl4965_mac_config_interface,
  7032. .configure_filter = iwl4965_configure_filter,
  7033. .set_key = iwl4965_mac_set_key,
  7034. .get_stats = iwl4965_mac_get_stats,
  7035. .get_tx_stats = iwl4965_mac_get_tx_stats,
  7036. .conf_tx = iwl4965_mac_conf_tx,
  7037. .get_tsf = iwl4965_mac_get_tsf,
  7038. .reset_tsf = iwl4965_mac_reset_tsf,
  7039. .beacon_update = iwl4965_mac_beacon_update,
  7040. .bss_info_changed = iwl4965_bss_info_changed,
  7041. #ifdef CONFIG_IWL4965_HT
  7042. .conf_ht = iwl4965_mac_conf_ht,
  7043. .ampdu_action = iwl4965_mac_ampdu_action,
  7044. #endif /* CONFIG_IWL4965_HT */
  7045. .hw_scan = iwl4965_mac_hw_scan
  7046. };
  7047. static int iwl4965_pci_probe(struct pci_dev *pdev, const struct pci_device_id *ent)
  7048. {
  7049. int err = 0;
  7050. struct iwl_priv *priv;
  7051. struct ieee80211_hw *hw;
  7052. struct iwl_cfg *cfg = (struct iwl_cfg *)(ent->driver_data);
  7053. int i;
  7054. DECLARE_MAC_BUF(mac);
  7055. /* Disabling hardware scan means that mac80211 will perform scans
  7056. * "the hard way", rather than using device's scan. */
  7057. if (iwl4965_param_disable_hw_scan) {
  7058. IWL_DEBUG_INFO("Disabling hw_scan\n");
  7059. iwl4965_hw_ops.hw_scan = NULL;
  7060. }
  7061. if ((iwl4965_param_queues_num > IWL_MAX_NUM_QUEUES) ||
  7062. (iwl4965_param_queues_num < IWL_MIN_NUM_QUEUES)) {
  7063. IWL_ERROR("invalid queues_num, should be between %d and %d\n",
  7064. IWL_MIN_NUM_QUEUES, IWL_MAX_NUM_QUEUES);
  7065. err = -EINVAL;
  7066. goto out;
  7067. }
  7068. /* mac80211 allocates memory for this device instance, including
  7069. * space for this driver's private structure */
  7070. hw = ieee80211_alloc_hw(sizeof(struct iwl_priv), &iwl4965_hw_ops);
  7071. if (hw == NULL) {
  7072. IWL_ERROR("Can not allocate network device\n");
  7073. err = -ENOMEM;
  7074. goto out;
  7075. }
  7076. SET_IEEE80211_DEV(hw, &pdev->dev);
  7077. hw->rate_control_algorithm = "iwl-4965-rs";
  7078. IWL_DEBUG_INFO("*** LOAD DRIVER ***\n");
  7079. priv = hw->priv;
  7080. priv->hw = hw;
  7081. priv->cfg = cfg;
  7082. priv->pci_dev = pdev;
  7083. priv->antenna = (enum iwl4965_antenna)iwl4965_param_antenna;
  7084. #ifdef CONFIG_IWLWIFI_DEBUG
  7085. iwl_debug_level = iwl4965_param_debug;
  7086. atomic_set(&priv->restrict_refcnt, 0);
  7087. #endif
  7088. priv->retry_rate = 1;
  7089. priv->ibss_beacon = NULL;
  7090. /* Tell mac80211 and its clients (e.g. Wireless Extensions)
  7091. * the range of signal quality values that we'll provide.
  7092. * Negative values for level/noise indicate that we'll provide dBm.
  7093. * For WE, at least, non-0 values here *enable* display of values
  7094. * in app (iwconfig). */
  7095. hw->max_rssi = -20; /* signal level, negative indicates dBm */
  7096. hw->max_noise = -20; /* noise level, negative indicates dBm */
  7097. hw->max_signal = 100; /* link quality indication (%) */
  7098. /* Tell mac80211 our Tx characteristics */
  7099. hw->flags = IEEE80211_HW_HOST_GEN_BEACON_TEMPLATE;
  7100. /* Default value; 4 EDCA QOS priorities */
  7101. hw->queues = 4;
  7102. #ifdef CONFIG_IWL4965_HT
  7103. /* Enhanced value; more queues, to support 11n aggregation */
  7104. hw->queues = 16;
  7105. #endif /* CONFIG_IWL4965_HT */
  7106. spin_lock_init(&priv->lock);
  7107. spin_lock_init(&priv->power_data.lock);
  7108. spin_lock_init(&priv->sta_lock);
  7109. spin_lock_init(&priv->hcmd_lock);
  7110. spin_lock_init(&priv->lq_mngr.lock);
  7111. for (i = 0; i < IWL_IBSS_MAC_HASH_SIZE; i++)
  7112. INIT_LIST_HEAD(&priv->ibss_mac_hash[i]);
  7113. INIT_LIST_HEAD(&priv->free_frames);
  7114. mutex_init(&priv->mutex);
  7115. if (pci_enable_device(pdev)) {
  7116. err = -ENODEV;
  7117. goto out_ieee80211_free_hw;
  7118. }
  7119. pci_set_master(pdev);
  7120. /* Clear the driver's (not device's) station table */
  7121. iwl4965_clear_stations_table(priv);
  7122. priv->data_retry_limit = -1;
  7123. priv->ieee_channels = NULL;
  7124. priv->ieee_rates = NULL;
  7125. priv->band = IEEE80211_BAND_2GHZ;
  7126. err = pci_set_dma_mask(pdev, DMA_32BIT_MASK);
  7127. if (!err)
  7128. err = pci_set_consistent_dma_mask(pdev, DMA_32BIT_MASK);
  7129. if (err) {
  7130. printk(KERN_WARNING DRV_NAME ": No suitable DMA available.\n");
  7131. goto out_pci_disable_device;
  7132. }
  7133. pci_set_drvdata(pdev, priv);
  7134. err = pci_request_regions(pdev, DRV_NAME);
  7135. if (err)
  7136. goto out_pci_disable_device;
  7137. /* We disable the RETRY_TIMEOUT register (0x41) to keep
  7138. * PCI Tx retries from interfering with C3 CPU state */
  7139. pci_write_config_byte(pdev, 0x41, 0x00);
  7140. priv->hw_base = pci_iomap(pdev, 0, 0);
  7141. if (!priv->hw_base) {
  7142. err = -ENODEV;
  7143. goto out_pci_release_regions;
  7144. }
  7145. IWL_DEBUG_INFO("pci_resource_len = 0x%08llx\n",
  7146. (unsigned long long) pci_resource_len(pdev, 0));
  7147. IWL_DEBUG_INFO("pci_resource_base = %p\n", priv->hw_base);
  7148. /* Initialize module parameter values here */
  7149. /* Disable radio (SW RF KILL) via parameter when loading driver */
  7150. if (iwl4965_param_disable) {
  7151. set_bit(STATUS_RF_KILL_SW, &priv->status);
  7152. IWL_DEBUG_INFO("Radio disabled.\n");
  7153. }
  7154. priv->iw_mode = IEEE80211_IF_TYPE_STA;
  7155. priv->ps_mode = 0;
  7156. priv->use_ant_b_for_management_frame = 1; /* start with ant B */
  7157. priv->valid_antenna = 0x7; /* assume all 3 connected */
  7158. priv->ps_mode = IWL_MIMO_PS_NONE;
  7159. /* Choose which receivers/antennas to use */
  7160. iwl4965_set_rxon_chain(priv);
  7161. printk(KERN_INFO DRV_NAME
  7162. ": Detected Intel Wireless WiFi Link %s\n", priv->cfg->name);
  7163. /* Device-specific setup */
  7164. if (iwl4965_hw_set_hw_setting(priv)) {
  7165. IWL_ERROR("failed to set hw settings\n");
  7166. goto out_iounmap;
  7167. }
  7168. if (iwl4965_param_qos_enable)
  7169. priv->qos_data.qos_enable = 1;
  7170. iwl4965_reset_qos(priv);
  7171. priv->qos_data.qos_active = 0;
  7172. priv->qos_data.qos_cap.val = 0;
  7173. iwl4965_set_rxon_channel(priv, IEEE80211_BAND_2GHZ, 6);
  7174. iwl4965_setup_deferred_work(priv);
  7175. iwl4965_setup_rx_handlers(priv);
  7176. priv->rates_mask = IWL_RATES_MASK;
  7177. /* If power management is turned on, default to AC mode */
  7178. priv->power_mode = IWL_POWER_AC;
  7179. priv->user_txpower_limit = IWL_DEFAULT_TX_POWER;
  7180. iwl4965_disable_interrupts(priv);
  7181. err = sysfs_create_group(&pdev->dev.kobj, &iwl4965_attribute_group);
  7182. if (err) {
  7183. IWL_ERROR("failed to create sysfs device attributes\n");
  7184. goto out_release_irq;
  7185. }
  7186. err = iwl_dbgfs_register(priv, DRV_NAME);
  7187. if (err) {
  7188. IWL_ERROR("failed to create debugfs files\n");
  7189. goto out_remove_sysfs;
  7190. }
  7191. /* nic init */
  7192. iwl4965_set_bit(priv, CSR_GIO_CHICKEN_BITS,
  7193. CSR_GIO_CHICKEN_BITS_REG_BIT_DIS_L0S_EXIT_TIMER);
  7194. iwl4965_set_bit(priv, CSR_GP_CNTRL, CSR_GP_CNTRL_REG_FLAG_INIT_DONE);
  7195. err = iwl4965_poll_bit(priv, CSR_GP_CNTRL,
  7196. CSR_GP_CNTRL_REG_FLAG_MAC_CLOCK_READY,
  7197. CSR_GP_CNTRL_REG_FLAG_MAC_CLOCK_READY, 25000);
  7198. if (err < 0) {
  7199. IWL_DEBUG_INFO("Failed to init the card\n");
  7200. goto out_remove_dbgfs;
  7201. }
  7202. /* Read the EEPROM */
  7203. err = iwl_eeprom_init(priv);
  7204. if (err) {
  7205. IWL_ERROR("Unable to init EEPROM\n");
  7206. goto out_remove_dbgfs;
  7207. }
  7208. /* MAC Address location in EEPROM same for 3945/4965 */
  7209. iwl_eeprom_get_mac(priv, priv->mac_addr);
  7210. IWL_DEBUG_INFO("MAC address: %s\n", print_mac(mac, priv->mac_addr));
  7211. SET_IEEE80211_PERM_ADDR(priv->hw, priv->mac_addr);
  7212. err = iwl4965_init_channel_map(priv);
  7213. if (err) {
  7214. IWL_ERROR("initializing regulatory failed: %d\n", err);
  7215. goto out_remove_dbgfs;
  7216. }
  7217. err = iwl4965_init_geos(priv);
  7218. if (err) {
  7219. IWL_ERROR("initializing geos failed: %d\n", err);
  7220. goto out_free_channel_map;
  7221. }
  7222. iwl4965_rate_control_register(priv->hw);
  7223. err = ieee80211_register_hw(priv->hw);
  7224. if (err) {
  7225. IWL_ERROR("Failed to register network device (error %d)\n", err);
  7226. goto out_free_geos;
  7227. }
  7228. priv->hw->conf.beacon_int = 100;
  7229. priv->mac80211_registered = 1;
  7230. pci_save_state(pdev);
  7231. pci_disable_device(pdev);
  7232. return 0;
  7233. out_free_geos:
  7234. iwl4965_free_geos(priv);
  7235. out_free_channel_map:
  7236. iwl4965_free_channel_map(priv);
  7237. out_remove_dbgfs:
  7238. iwl_dbgfs_unregister(priv);
  7239. out_remove_sysfs:
  7240. sysfs_remove_group(&pdev->dev.kobj, &iwl4965_attribute_group);
  7241. out_release_irq:
  7242. destroy_workqueue(priv->workqueue);
  7243. priv->workqueue = NULL;
  7244. iwl4965_unset_hw_setting(priv);
  7245. out_iounmap:
  7246. pci_iounmap(pdev, priv->hw_base);
  7247. out_pci_release_regions:
  7248. pci_release_regions(pdev);
  7249. out_pci_disable_device:
  7250. pci_disable_device(pdev);
  7251. pci_set_drvdata(pdev, NULL);
  7252. out_ieee80211_free_hw:
  7253. ieee80211_free_hw(priv->hw);
  7254. out:
  7255. return err;
  7256. }
  7257. static void iwl4965_pci_remove(struct pci_dev *pdev)
  7258. {
  7259. struct iwl_priv *priv = pci_get_drvdata(pdev);
  7260. struct list_head *p, *q;
  7261. int i;
  7262. if (!priv)
  7263. return;
  7264. IWL_DEBUG_INFO("*** UNLOAD DRIVER ***\n");
  7265. set_bit(STATUS_EXIT_PENDING, &priv->status);
  7266. iwl4965_down(priv);
  7267. /* Free MAC hash list for ADHOC */
  7268. for (i = 0; i < IWL_IBSS_MAC_HASH_SIZE; i++) {
  7269. list_for_each_safe(p, q, &priv->ibss_mac_hash[i]) {
  7270. list_del(p);
  7271. kfree(list_entry(p, struct iwl4965_ibss_seq, list));
  7272. }
  7273. }
  7274. iwl_dbgfs_unregister(priv);
  7275. sysfs_remove_group(&pdev->dev.kobj, &iwl4965_attribute_group);
  7276. iwl4965_dealloc_ucode_pci(priv);
  7277. if (priv->rxq.bd)
  7278. iwl4965_rx_queue_free(priv, &priv->rxq);
  7279. iwl4965_hw_txq_ctx_free(priv);
  7280. iwl4965_unset_hw_setting(priv);
  7281. iwl4965_clear_stations_table(priv);
  7282. if (priv->mac80211_registered) {
  7283. ieee80211_unregister_hw(priv->hw);
  7284. iwl4965_rate_control_unregister(priv->hw);
  7285. }
  7286. /*netif_stop_queue(dev); */
  7287. flush_workqueue(priv->workqueue);
  7288. /* ieee80211_unregister_hw calls iwl4965_mac_stop, which flushes
  7289. * priv->workqueue... so we can't take down the workqueue
  7290. * until now... */
  7291. destroy_workqueue(priv->workqueue);
  7292. priv->workqueue = NULL;
  7293. pci_iounmap(pdev, priv->hw_base);
  7294. pci_release_regions(pdev);
  7295. pci_disable_device(pdev);
  7296. pci_set_drvdata(pdev, NULL);
  7297. iwl4965_free_channel_map(priv);
  7298. iwl4965_free_geos(priv);
  7299. if (priv->ibss_beacon)
  7300. dev_kfree_skb(priv->ibss_beacon);
  7301. ieee80211_free_hw(priv->hw);
  7302. }
  7303. #ifdef CONFIG_PM
  7304. static int iwl4965_pci_suspend(struct pci_dev *pdev, pm_message_t state)
  7305. {
  7306. struct iwl_priv *priv = pci_get_drvdata(pdev);
  7307. if (priv->is_open) {
  7308. set_bit(STATUS_IN_SUSPEND, &priv->status);
  7309. iwl4965_mac_stop(priv->hw);
  7310. priv->is_open = 1;
  7311. }
  7312. pci_set_power_state(pdev, PCI_D3hot);
  7313. return 0;
  7314. }
  7315. static int iwl4965_pci_resume(struct pci_dev *pdev)
  7316. {
  7317. struct iwl_priv *priv = pci_get_drvdata(pdev);
  7318. pci_set_power_state(pdev, PCI_D0);
  7319. if (priv->is_open)
  7320. iwl4965_mac_start(priv->hw);
  7321. clear_bit(STATUS_IN_SUSPEND, &priv->status);
  7322. return 0;
  7323. }
  7324. #endif /* CONFIG_PM */
  7325. /*****************************************************************************
  7326. *
  7327. * driver and module entry point
  7328. *
  7329. *****************************************************************************/
  7330. static struct pci_driver iwl4965_driver = {
  7331. .name = DRV_NAME,
  7332. .id_table = iwl4965_hw_card_ids,
  7333. .probe = iwl4965_pci_probe,
  7334. .remove = __devexit_p(iwl4965_pci_remove),
  7335. #ifdef CONFIG_PM
  7336. .suspend = iwl4965_pci_suspend,
  7337. .resume = iwl4965_pci_resume,
  7338. #endif
  7339. };
  7340. static int __init iwl4965_init(void)
  7341. {
  7342. int ret;
  7343. printk(KERN_INFO DRV_NAME ": " DRV_DESCRIPTION ", " DRV_VERSION "\n");
  7344. printk(KERN_INFO DRV_NAME ": " DRV_COPYRIGHT "\n");
  7345. ret = pci_register_driver(&iwl4965_driver);
  7346. if (ret) {
  7347. IWL_ERROR("Unable to initialize PCI module\n");
  7348. return ret;
  7349. }
  7350. #ifdef CONFIG_IWLWIFI_DEBUG
  7351. ret = driver_create_file(&iwl4965_driver.driver, &driver_attr_debug_level);
  7352. if (ret) {
  7353. IWL_ERROR("Unable to create driver sysfs file\n");
  7354. pci_unregister_driver(&iwl4965_driver);
  7355. return ret;
  7356. }
  7357. #endif
  7358. return ret;
  7359. }
  7360. static void __exit iwl4965_exit(void)
  7361. {
  7362. #ifdef CONFIG_IWLWIFI_DEBUG
  7363. driver_remove_file(&iwl4965_driver.driver, &driver_attr_debug_level);
  7364. #endif
  7365. pci_unregister_driver(&iwl4965_driver);
  7366. }
  7367. module_param_named(antenna, iwl4965_param_antenna, int, 0444);
  7368. MODULE_PARM_DESC(antenna, "select antenna (1=Main, 2=Aux, default 0 [both])");
  7369. module_param_named(disable, iwl4965_param_disable, int, 0444);
  7370. MODULE_PARM_DESC(disable, "manually disable the radio (default 0 [radio on])");
  7371. module_param_named(hwcrypto, iwl4965_param_hwcrypto, int, 0444);
  7372. MODULE_PARM_DESC(hwcrypto,
  7373. "using hardware crypto engine (default 0 [software])\n");
  7374. module_param_named(debug, iwl4965_param_debug, int, 0444);
  7375. MODULE_PARM_DESC(debug, "debug output mask");
  7376. module_param_named(disable_hw_scan, iwl4965_param_disable_hw_scan, int, 0444);
  7377. MODULE_PARM_DESC(disable_hw_scan, "disable hardware scanning (default 0)");
  7378. module_param_named(queues_num, iwl4965_param_queues_num, int, 0444);
  7379. MODULE_PARM_DESC(queues_num, "number of hw queues.");
  7380. /* QoS */
  7381. module_param_named(qos_enable, iwl4965_param_qos_enable, int, 0444);
  7382. MODULE_PARM_DESC(qos_enable, "enable all QoS functionality");
  7383. module_param_named(amsdu_size_8K, iwl4965_param_amsdu_size_8K, int, 0444);
  7384. MODULE_PARM_DESC(amsdu_size_8K, "enable 8K amsdu size");
  7385. module_exit(iwl4965_exit);
  7386. module_init(iwl4965_init);