iwl-agn.c 116 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313314315316317318319320321322323324325326327328329330331332333334335336337338339340341342343344345346347348349350351352353354355356357358359360361362363364365366367368369370371372373374375376377378379380381382383384385386387388389390391392393394395396397398399400401402403404405406407408409410411412413414415416417418419420421422423424425426427428429430431432433434435436437438439440441442443444445446447448449450451452453454455456457458459460461462463464465466467468469470471472473474475476477478479480481482483484485486487488489490491492493494495496497498499500501502503504505506507508509510511512513514515516517518519520521522523524525526527528529530531532533534535536537538539540541542543544545546547548549550551552553554555556557558559560561562563564565566567568569570571572573574575576577578579580581582583584585586587588589590591592593594595596597598599600601602603604605606607608609610611612613614615616617618619620621622623624625626627628629630631632633634635636637638639640641642643644645646647648649650651652653654655656657658659660661662663664665666667668669670671672673674675676677678679680681682683684685686687688689690691692693694695696697698699700701702703704705706707708709710711712713714715716717718719720721722723724725726727728729730731732733734735736737738739740741742743744745746747748749750751752753754755756757758759760761762763764765766767768769770771772773774775776777778779780781782783784785786787788789790791792793794795796797798799800801802803804805806807808809810811812813814815816817818819820821822823824825826827828829830831832833834835836837838839840841842843844845846847848849850851852853854855856857858859860861862863864865866867868869870871872873874875876877878879880881882883884885886887888889890891892893894895896897898899900901902903904905906907908909910911912913914915916917918919920921922923924925926927928929930931932933934935936937938939940941942943944945946947948949950951952953954955956957958959960961962963964965966967968969970971972973974975976977978979980981982983984985986987988989990991992993994995996997998999100010011002100310041005100610071008100910101011101210131014101510161017101810191020102110221023102410251026102710281029103010311032103310341035103610371038103910401041104210431044104510461047104810491050105110521053105410551056105710581059106010611062106310641065106610671068106910701071107210731074107510761077107810791080108110821083108410851086108710881089109010911092109310941095109610971098109911001101110211031104110511061107110811091110111111121113111411151116111711181119112011211122112311241125112611271128112911301131113211331134113511361137113811391140114111421143114411451146114711481149115011511152115311541155115611571158115911601161116211631164116511661167116811691170117111721173117411751176117711781179118011811182118311841185118611871188118911901191119211931194119511961197119811991200120112021203120412051206120712081209121012111212121312141215121612171218121912201221122212231224122512261227122812291230123112321233123412351236123712381239124012411242124312441245124612471248124912501251125212531254125512561257125812591260126112621263126412651266126712681269127012711272127312741275127612771278127912801281128212831284128512861287128812891290129112921293129412951296129712981299130013011302130313041305130613071308130913101311131213131314131513161317131813191320132113221323132413251326132713281329133013311332133313341335133613371338133913401341134213431344134513461347134813491350135113521353135413551356135713581359136013611362136313641365136613671368136913701371137213731374137513761377137813791380138113821383138413851386138713881389139013911392139313941395139613971398139914001401140214031404140514061407140814091410141114121413141414151416141714181419142014211422142314241425142614271428142914301431143214331434143514361437143814391440144114421443144414451446144714481449145014511452145314541455145614571458145914601461146214631464146514661467146814691470147114721473147414751476147714781479148014811482148314841485148614871488148914901491149214931494149514961497149814991500150115021503150415051506150715081509151015111512151315141515151615171518151915201521152215231524152515261527152815291530153115321533153415351536153715381539154015411542154315441545154615471548154915501551155215531554155515561557155815591560156115621563156415651566156715681569157015711572157315741575157615771578157915801581158215831584158515861587158815891590159115921593159415951596159715981599160016011602160316041605160616071608160916101611161216131614161516161617161816191620162116221623162416251626162716281629163016311632163316341635163616371638163916401641164216431644164516461647164816491650165116521653165416551656165716581659166016611662166316641665166616671668166916701671167216731674167516761677167816791680168116821683168416851686168716881689169016911692169316941695169616971698169917001701170217031704170517061707170817091710171117121713171417151716171717181719172017211722172317241725172617271728172917301731173217331734173517361737173817391740174117421743174417451746174717481749175017511752175317541755175617571758175917601761176217631764176517661767176817691770177117721773177417751776177717781779178017811782178317841785178617871788178917901791179217931794179517961797179817991800180118021803180418051806180718081809181018111812181318141815181618171818181918201821182218231824182518261827182818291830183118321833183418351836183718381839184018411842184318441845184618471848184918501851185218531854185518561857185818591860186118621863186418651866186718681869187018711872187318741875187618771878187918801881188218831884188518861887188818891890189118921893189418951896189718981899190019011902190319041905190619071908190919101911191219131914191519161917191819191920192119221923192419251926192719281929193019311932193319341935193619371938193919401941194219431944194519461947194819491950195119521953195419551956195719581959196019611962196319641965196619671968196919701971197219731974197519761977197819791980198119821983198419851986198719881989199019911992199319941995199619971998199920002001200220032004200520062007200820092010201120122013201420152016201720182019202020212022202320242025202620272028202920302031203220332034203520362037203820392040204120422043204420452046204720482049205020512052205320542055205620572058205920602061206220632064206520662067206820692070207120722073207420752076207720782079208020812082208320842085208620872088208920902091209220932094209520962097209820992100210121022103210421052106210721082109211021112112211321142115211621172118211921202121212221232124212521262127212821292130213121322133213421352136213721382139214021412142214321442145214621472148214921502151215221532154215521562157215821592160216121622163216421652166216721682169217021712172217321742175217621772178217921802181218221832184218521862187218821892190219121922193219421952196219721982199220022012202220322042205220622072208220922102211221222132214221522162217221822192220222122222223222422252226222722282229223022312232223322342235223622372238223922402241224222432244224522462247224822492250225122522253225422552256225722582259226022612262226322642265226622672268226922702271227222732274227522762277227822792280228122822283228422852286228722882289229022912292229322942295229622972298229923002301230223032304230523062307230823092310231123122313231423152316231723182319232023212322232323242325232623272328232923302331233223332334233523362337233823392340234123422343234423452346234723482349235023512352235323542355235623572358235923602361236223632364236523662367236823692370237123722373237423752376237723782379238023812382238323842385238623872388238923902391239223932394239523962397239823992400240124022403240424052406240724082409241024112412241324142415241624172418241924202421242224232424242524262427242824292430243124322433243424352436243724382439244024412442244324442445244624472448244924502451245224532454245524562457245824592460246124622463246424652466246724682469247024712472247324742475247624772478247924802481248224832484248524862487248824892490249124922493249424952496249724982499250025012502250325042505250625072508250925102511251225132514251525162517251825192520252125222523252425252526252725282529253025312532253325342535253625372538253925402541254225432544254525462547254825492550255125522553255425552556255725582559256025612562256325642565256625672568256925702571257225732574257525762577257825792580258125822583258425852586258725882589259025912592259325942595259625972598259926002601260226032604260526062607260826092610261126122613261426152616261726182619262026212622262326242625262626272628262926302631263226332634263526362637263826392640264126422643264426452646264726482649265026512652265326542655265626572658265926602661266226632664266526662667266826692670267126722673267426752676267726782679268026812682268326842685268626872688268926902691269226932694269526962697269826992700270127022703270427052706270727082709271027112712271327142715271627172718271927202721272227232724272527262727272827292730273127322733273427352736273727382739274027412742274327442745274627472748274927502751275227532754275527562757275827592760276127622763276427652766276727682769277027712772277327742775277627772778277927802781278227832784278527862787278827892790279127922793279427952796279727982799280028012802280328042805280628072808280928102811281228132814281528162817281828192820282128222823282428252826282728282829283028312832283328342835283628372838283928402841284228432844284528462847284828492850285128522853285428552856285728582859286028612862286328642865286628672868286928702871287228732874287528762877287828792880288128822883288428852886288728882889289028912892289328942895289628972898289929002901290229032904290529062907290829092910291129122913291429152916291729182919292029212922292329242925292629272928292929302931293229332934293529362937293829392940294129422943294429452946294729482949295029512952295329542955295629572958295929602961296229632964296529662967296829692970297129722973297429752976297729782979298029812982298329842985298629872988298929902991299229932994299529962997299829993000300130023003300430053006300730083009301030113012301330143015301630173018301930203021302230233024302530263027302830293030303130323033303430353036303730383039304030413042304330443045304630473048304930503051305230533054305530563057305830593060306130623063306430653066306730683069307030713072307330743075307630773078307930803081308230833084308530863087308830893090309130923093309430953096309730983099310031013102310331043105310631073108310931103111311231133114311531163117311831193120312131223123312431253126312731283129313031313132313331343135313631373138313931403141314231433144314531463147314831493150315131523153315431553156315731583159316031613162316331643165316631673168316931703171317231733174317531763177317831793180318131823183318431853186318731883189319031913192319331943195319631973198319932003201320232033204320532063207320832093210321132123213321432153216321732183219322032213222322332243225322632273228322932303231323232333234323532363237323832393240324132423243324432453246324732483249325032513252325332543255325632573258325932603261326232633264326532663267326832693270327132723273327432753276327732783279328032813282328332843285328632873288328932903291329232933294329532963297329832993300330133023303330433053306330733083309331033113312331333143315331633173318331933203321332233233324332533263327332833293330333133323333333433353336333733383339334033413342334333443345334633473348334933503351335233533354335533563357335833593360336133623363336433653366336733683369337033713372337333743375337633773378337933803381338233833384338533863387338833893390339133923393339433953396339733983399340034013402340334043405340634073408340934103411341234133414341534163417341834193420342134223423342434253426342734283429343034313432343334343435343634373438343934403441344234433444344534463447344834493450345134523453345434553456345734583459346034613462346334643465346634673468346934703471347234733474347534763477347834793480348134823483348434853486348734883489349034913492349334943495349634973498349935003501350235033504350535063507350835093510351135123513351435153516351735183519352035213522352335243525352635273528352935303531353235333534353535363537353835393540354135423543354435453546354735483549355035513552355335543555355635573558355935603561356235633564356535663567356835693570357135723573357435753576357735783579358035813582358335843585358635873588358935903591359235933594359535963597359835993600360136023603360436053606360736083609361036113612361336143615361636173618361936203621362236233624362536263627362836293630363136323633363436353636363736383639364036413642364336443645364636473648364936503651365236533654365536563657365836593660366136623663366436653666366736683669367036713672367336743675367636773678367936803681368236833684368536863687368836893690369136923693369436953696369736983699370037013702370337043705370637073708370937103711371237133714371537163717371837193720372137223723372437253726372737283729373037313732373337343735373637373738373937403741374237433744374537463747374837493750375137523753375437553756375737583759376037613762376337643765376637673768376937703771377237733774377537763777377837793780378137823783378437853786378737883789379037913792379337943795379637973798379938003801380238033804380538063807380838093810381138123813381438153816381738183819382038213822382338243825382638273828382938303831383238333834383538363837383838393840384138423843384438453846384738483849385038513852385338543855385638573858385938603861386238633864386538663867386838693870387138723873387438753876387738783879388038813882388338843885388638873888388938903891389238933894389538963897389838993900390139023903390439053906390739083909391039113912391339143915391639173918391939203921392239233924392539263927392839293930393139323933393439353936393739383939394039413942394339443945394639473948394939503951395239533954395539563957395839593960396139623963396439653966396739683969397039713972397339743975397639773978397939803981398239833984398539863987398839893990399139923993399439953996399739983999400040014002400340044005400640074008400940104011401240134014401540164017401840194020402140224023402440254026402740284029403040314032403340344035403640374038403940404041404240434044404540464047404840494050405140524053405440554056405740584059406040614062406340644065406640674068406940704071407240734074407540764077407840794080408140824083408440854086408740884089409040914092409340944095409640974098409941004101410241034104410541064107410841094110411141124113411441154116411741184119412041214122412341244125412641274128412941304131413241334134413541364137413841394140414141424143414441454146414741484149415041514152415341544155415641574158415941604161416241634164416541664167416841694170417141724173417441754176417741784179418041814182418341844185418641874188418941904191419241934194419541964197419841994200420142024203420442054206420742084209421042114212421342144215421642174218421942204221422242234224422542264227422842294230423142324233423442354236423742384239424042414242424342444245424642474248424942504251425242534254425542564257425842594260426142624263426442654266
  1. /******************************************************************************
  2. *
  3. * Copyright(c) 2003 - 2008 Intel Corporation. All rights reserved.
  4. *
  5. * Portions of this file are derived from the ipw3945 project, as well
  6. * as portions of the ieee80211 subsystem header files.
  7. *
  8. * This program is free software; you can redistribute it and/or modify it
  9. * under the terms of version 2 of the GNU General Public License as
  10. * published by the Free Software Foundation.
  11. *
  12. * This program is distributed in the hope that it will be useful, but WITHOUT
  13. * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
  14. * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for
  15. * more details.
  16. *
  17. * You should have received a copy of the GNU General Public License along with
  18. * this program; if not, write to the Free Software Foundation, Inc.,
  19. * 51 Franklin Street, Fifth Floor, Boston, MA 02110, USA
  20. *
  21. * The full GNU General Public License is included in this distribution in the
  22. * file called LICENSE.
  23. *
  24. * Contact Information:
  25. * James P. Ketrenos <ipw2100-admin@linux.intel.com>
  26. * Intel Corporation, 5200 N.E. Elam Young Parkway, Hillsboro, OR 97124-6497
  27. *
  28. *****************************************************************************/
  29. #include <linux/kernel.h>
  30. #include <linux/module.h>
  31. #include <linux/init.h>
  32. #include <linux/pci.h>
  33. #include <linux/dma-mapping.h>
  34. #include <linux/delay.h>
  35. #include <linux/skbuff.h>
  36. #include <linux/netdevice.h>
  37. #include <linux/wireless.h>
  38. #include <linux/firmware.h>
  39. #include <linux/etherdevice.h>
  40. #include <linux/if_arp.h>
  41. #include <net/mac80211.h>
  42. #include <asm/div64.h>
  43. #include "iwl-eeprom.h"
  44. #include "iwl-dev.h"
  45. #include "iwl-core.h"
  46. #include "iwl-io.h"
  47. #include "iwl-helpers.h"
  48. #include "iwl-sta.h"
  49. #include "iwl-calib.h"
  50. /******************************************************************************
  51. *
  52. * module boiler plate
  53. *
  54. ******************************************************************************/
  55. /*
  56. * module name, copyright, version, etc.
  57. * NOTE: DRV_NAME is defined in iwlwifi.h for use by iwl-debug.h and printk
  58. */
  59. #define DRV_DESCRIPTION "Intel(R) Wireless WiFi Link AGN driver for Linux"
  60. #ifdef CONFIG_IWLWIFI_DEBUG
  61. #define VD "d"
  62. #else
  63. #define VD
  64. #endif
  65. #ifdef CONFIG_IWLAGN_SPECTRUM_MEASUREMENT
  66. #define VS "s"
  67. #else
  68. #define VS
  69. #endif
  70. #define DRV_VERSION IWLWIFI_VERSION VD VS
  71. MODULE_DESCRIPTION(DRV_DESCRIPTION);
  72. MODULE_VERSION(DRV_VERSION);
  73. MODULE_AUTHOR(DRV_COPYRIGHT);
  74. MODULE_LICENSE("GPL");
  75. MODULE_ALIAS("iwl4965");
  76. /*************** STATION TABLE MANAGEMENT ****
  77. * mac80211 should be examined to determine if sta_info is duplicating
  78. * the functionality provided here
  79. */
  80. /**************************************************************/
  81. static void iwl_set_rxon_hwcrypto(struct iwl_priv *priv, int hw_decrypt)
  82. {
  83. struct iwl_rxon_cmd *rxon = &priv->staging_rxon;
  84. if (hw_decrypt)
  85. rxon->filter_flags &= ~RXON_FILTER_DIS_DECRYPT_MSK;
  86. else
  87. rxon->filter_flags |= RXON_FILTER_DIS_DECRYPT_MSK;
  88. }
  89. /**
  90. * iwl_check_rxon_cmd - validate RXON structure is valid
  91. *
  92. * NOTE: This is really only useful during development and can eventually
  93. * be #ifdef'd out once the driver is stable and folks aren't actively
  94. * making changes
  95. */
  96. static int iwl_check_rxon_cmd(struct iwl_rxon_cmd *rxon)
  97. {
  98. int error = 0;
  99. int counter = 1;
  100. if (rxon->flags & RXON_FLG_BAND_24G_MSK) {
  101. error |= le32_to_cpu(rxon->flags &
  102. (RXON_FLG_TGJ_NARROW_BAND_MSK |
  103. RXON_FLG_RADAR_DETECT_MSK));
  104. if (error)
  105. IWL_WARNING("check 24G fields %d | %d\n",
  106. counter++, error);
  107. } else {
  108. error |= (rxon->flags & RXON_FLG_SHORT_SLOT_MSK) ?
  109. 0 : le32_to_cpu(RXON_FLG_SHORT_SLOT_MSK);
  110. if (error)
  111. IWL_WARNING("check 52 fields %d | %d\n",
  112. counter++, error);
  113. error |= le32_to_cpu(rxon->flags & RXON_FLG_CCK_MSK);
  114. if (error)
  115. IWL_WARNING("check 52 CCK %d | %d\n",
  116. counter++, error);
  117. }
  118. error |= (rxon->node_addr[0] | rxon->bssid_addr[0]) & 0x1;
  119. if (error)
  120. IWL_WARNING("check mac addr %d | %d\n", counter++, error);
  121. /* make sure basic rates 6Mbps and 1Mbps are supported */
  122. error |= (((rxon->ofdm_basic_rates & IWL_RATE_6M_MASK) == 0) &&
  123. ((rxon->cck_basic_rates & IWL_RATE_1M_MASK) == 0));
  124. if (error)
  125. IWL_WARNING("check basic rate %d | %d\n", counter++, error);
  126. error |= (le16_to_cpu(rxon->assoc_id) > 2007);
  127. if (error)
  128. IWL_WARNING("check assoc id %d | %d\n", counter++, error);
  129. error |= ((rxon->flags & (RXON_FLG_CCK_MSK | RXON_FLG_SHORT_SLOT_MSK))
  130. == (RXON_FLG_CCK_MSK | RXON_FLG_SHORT_SLOT_MSK));
  131. if (error)
  132. IWL_WARNING("check CCK and short slot %d | %d\n",
  133. counter++, error);
  134. error |= ((rxon->flags & (RXON_FLG_CCK_MSK | RXON_FLG_AUTO_DETECT_MSK))
  135. == (RXON_FLG_CCK_MSK | RXON_FLG_AUTO_DETECT_MSK));
  136. if (error)
  137. IWL_WARNING("check CCK & auto detect %d | %d\n",
  138. counter++, error);
  139. error |= ((rxon->flags & (RXON_FLG_AUTO_DETECT_MSK |
  140. RXON_FLG_TGG_PROTECT_MSK)) == RXON_FLG_TGG_PROTECT_MSK);
  141. if (error)
  142. IWL_WARNING("check TGG and auto detect %d | %d\n",
  143. counter++, error);
  144. if (error)
  145. IWL_WARNING("Tuning to channel %d\n",
  146. le16_to_cpu(rxon->channel));
  147. if (error) {
  148. IWL_ERROR("Not a valid iwl_rxon_assoc_cmd field values\n");
  149. return -1;
  150. }
  151. return 0;
  152. }
  153. /**
  154. * iwl_full_rxon_required - check if full RXON (vs RXON_ASSOC) cmd is needed
  155. * @priv: staging_rxon is compared to active_rxon
  156. *
  157. * If the RXON structure is changing enough to require a new tune,
  158. * or is clearing the RXON_FILTER_ASSOC_MSK, then return 1 to indicate that
  159. * a new tune (full RXON command, rather than RXON_ASSOC cmd) is required.
  160. */
  161. static int iwl_full_rxon_required(struct iwl_priv *priv)
  162. {
  163. /* These items are only settable from the full RXON command */
  164. if (!(iwl_is_associated(priv)) ||
  165. compare_ether_addr(priv->staging_rxon.bssid_addr,
  166. priv->active_rxon.bssid_addr) ||
  167. compare_ether_addr(priv->staging_rxon.node_addr,
  168. priv->active_rxon.node_addr) ||
  169. compare_ether_addr(priv->staging_rxon.wlap_bssid_addr,
  170. priv->active_rxon.wlap_bssid_addr) ||
  171. (priv->staging_rxon.dev_type != priv->active_rxon.dev_type) ||
  172. (priv->staging_rxon.channel != priv->active_rxon.channel) ||
  173. (priv->staging_rxon.air_propagation !=
  174. priv->active_rxon.air_propagation) ||
  175. (priv->staging_rxon.ofdm_ht_single_stream_basic_rates !=
  176. priv->active_rxon.ofdm_ht_single_stream_basic_rates) ||
  177. (priv->staging_rxon.ofdm_ht_dual_stream_basic_rates !=
  178. priv->active_rxon.ofdm_ht_dual_stream_basic_rates) ||
  179. (priv->staging_rxon.assoc_id != priv->active_rxon.assoc_id))
  180. return 1;
  181. /* flags, filter_flags, ofdm_basic_rates, and cck_basic_rates can
  182. * be updated with the RXON_ASSOC command -- however only some
  183. * flag transitions are allowed using RXON_ASSOC */
  184. /* Check if we are not switching bands */
  185. if ((priv->staging_rxon.flags & RXON_FLG_BAND_24G_MSK) !=
  186. (priv->active_rxon.flags & RXON_FLG_BAND_24G_MSK))
  187. return 1;
  188. /* Check if we are switching association toggle */
  189. if ((priv->staging_rxon.filter_flags & RXON_FILTER_ASSOC_MSK) !=
  190. (priv->active_rxon.filter_flags & RXON_FILTER_ASSOC_MSK))
  191. return 1;
  192. return 0;
  193. }
  194. /**
  195. * iwl_commit_rxon - commit staging_rxon to hardware
  196. *
  197. * The RXON command in staging_rxon is committed to the hardware and
  198. * the active_rxon structure is updated with the new data. This
  199. * function correctly transitions out of the RXON_ASSOC_MSK state if
  200. * a HW tune is required based on the RXON structure changes.
  201. */
  202. static int iwl_commit_rxon(struct iwl_priv *priv)
  203. {
  204. /* cast away the const for active_rxon in this function */
  205. struct iwl_rxon_cmd *active_rxon = (void *)&priv->active_rxon;
  206. int ret;
  207. bool new_assoc =
  208. !!(priv->staging_rxon.filter_flags & RXON_FILTER_ASSOC_MSK);
  209. if (!iwl_is_alive(priv))
  210. return -EBUSY;
  211. /* always get timestamp with Rx frame */
  212. priv->staging_rxon.flags |= RXON_FLG_TSF2HOST_MSK;
  213. /* allow CTS-to-self if possible. this is relevant only for
  214. * 5000, but will not damage 4965 */
  215. priv->staging_rxon.flags |= RXON_FLG_SELF_CTS_EN;
  216. ret = iwl_check_rxon_cmd(&priv->staging_rxon);
  217. if (ret) {
  218. IWL_ERROR("Invalid RXON configuration. Not committing.\n");
  219. return -EINVAL;
  220. }
  221. /* If we don't need to send a full RXON, we can use
  222. * iwl_rxon_assoc_cmd which is used to reconfigure filter
  223. * and other flags for the current radio configuration. */
  224. if (!iwl_full_rxon_required(priv)) {
  225. ret = iwl_send_rxon_assoc(priv);
  226. if (ret) {
  227. IWL_ERROR("Error setting RXON_ASSOC (%d)\n", ret);
  228. return ret;
  229. }
  230. memcpy(active_rxon, &priv->staging_rxon, sizeof(*active_rxon));
  231. return 0;
  232. }
  233. /* station table will be cleared */
  234. priv->assoc_station_added = 0;
  235. /* If we are currently associated and the new config requires
  236. * an RXON_ASSOC and the new config wants the associated mask enabled,
  237. * we must clear the associated from the active configuration
  238. * before we apply the new config */
  239. if (iwl_is_associated(priv) && new_assoc) {
  240. IWL_DEBUG_INFO("Toggling associated bit on current RXON\n");
  241. active_rxon->filter_flags &= ~RXON_FILTER_ASSOC_MSK;
  242. ret = iwl_send_cmd_pdu(priv, REPLY_RXON,
  243. sizeof(struct iwl_rxon_cmd),
  244. &priv->active_rxon);
  245. /* If the mask clearing failed then we set
  246. * active_rxon back to what it was previously */
  247. if (ret) {
  248. active_rxon->filter_flags |= RXON_FILTER_ASSOC_MSK;
  249. IWL_ERROR("Error clearing ASSOC_MSK (%d)\n", ret);
  250. return ret;
  251. }
  252. }
  253. IWL_DEBUG_INFO("Sending RXON\n"
  254. "* with%s RXON_FILTER_ASSOC_MSK\n"
  255. "* channel = %d\n"
  256. "* bssid = %pM\n",
  257. (new_assoc ? "" : "out"),
  258. le16_to_cpu(priv->staging_rxon.channel),
  259. priv->staging_rxon.bssid_addr);
  260. iwl_set_rxon_hwcrypto(priv, !priv->hw_params.sw_crypto);
  261. /* Apply the new configuration
  262. * RXON unassoc clears the station table in uCode, send it before
  263. * we add the bcast station. If assoc bit is set, we will send RXON
  264. * after having added the bcast and bssid station.
  265. */
  266. if (!new_assoc) {
  267. ret = iwl_send_cmd_pdu(priv, REPLY_RXON,
  268. sizeof(struct iwl_rxon_cmd), &priv->staging_rxon);
  269. if (ret) {
  270. IWL_ERROR("Error setting new RXON (%d)\n", ret);
  271. return ret;
  272. }
  273. memcpy(active_rxon, &priv->staging_rxon, sizeof(*active_rxon));
  274. }
  275. iwl_clear_stations_table(priv);
  276. if (!priv->error_recovering)
  277. priv->start_calib = 0;
  278. /* Add the broadcast address so we can send broadcast frames */
  279. if (iwl_rxon_add_station(priv, iwl_bcast_addr, 0) ==
  280. IWL_INVALID_STATION) {
  281. IWL_ERROR("Error adding BROADCAST address for transmit.\n");
  282. return -EIO;
  283. }
  284. /* If we have set the ASSOC_MSK and we are in BSS mode then
  285. * add the IWL_AP_ID to the station rate table */
  286. if (new_assoc) {
  287. if (priv->iw_mode == NL80211_IFTYPE_STATION) {
  288. ret = iwl_rxon_add_station(priv,
  289. priv->active_rxon.bssid_addr, 1);
  290. if (ret == IWL_INVALID_STATION) {
  291. IWL_ERROR("Error adding AP address for TX.\n");
  292. return -EIO;
  293. }
  294. priv->assoc_station_added = 1;
  295. if (priv->default_wep_key &&
  296. iwl_send_static_wepkey_cmd(priv, 0))
  297. IWL_ERROR("Could not send WEP static key.\n");
  298. }
  299. /* Apply the new configuration
  300. * RXON assoc doesn't clear the station table in uCode,
  301. */
  302. ret = iwl_send_cmd_pdu(priv, REPLY_RXON,
  303. sizeof(struct iwl_rxon_cmd), &priv->staging_rxon);
  304. if (ret) {
  305. IWL_ERROR("Error setting new RXON (%d)\n", ret);
  306. return ret;
  307. }
  308. memcpy(active_rxon, &priv->staging_rxon, sizeof(*active_rxon));
  309. }
  310. iwl_init_sensitivity(priv);
  311. /* If we issue a new RXON command which required a tune then we must
  312. * send a new TXPOWER command or we won't be able to Tx any frames */
  313. ret = iwl_set_tx_power(priv, priv->tx_power_user_lmt, true);
  314. if (ret) {
  315. IWL_ERROR("Error sending TX power (%d)\n", ret);
  316. return ret;
  317. }
  318. return 0;
  319. }
  320. void iwl_update_chain_flags(struct iwl_priv *priv)
  321. {
  322. iwl_set_rxon_chain(priv);
  323. iwl_commit_rxon(priv);
  324. }
  325. static int iwl_send_bt_config(struct iwl_priv *priv)
  326. {
  327. struct iwl4965_bt_cmd bt_cmd = {
  328. .flags = 3,
  329. .lead_time = 0xAA,
  330. .max_kill = 1,
  331. .kill_ack_mask = 0,
  332. .kill_cts_mask = 0,
  333. };
  334. return iwl_send_cmd_pdu(priv, REPLY_BT_CONFIG,
  335. sizeof(struct iwl4965_bt_cmd), &bt_cmd);
  336. }
  337. static void iwl_clear_free_frames(struct iwl_priv *priv)
  338. {
  339. struct list_head *element;
  340. IWL_DEBUG_INFO("%d frames on pre-allocated heap on clear.\n",
  341. priv->frames_count);
  342. while (!list_empty(&priv->free_frames)) {
  343. element = priv->free_frames.next;
  344. list_del(element);
  345. kfree(list_entry(element, struct iwl_frame, list));
  346. priv->frames_count--;
  347. }
  348. if (priv->frames_count) {
  349. IWL_WARNING("%d frames still in use. Did we lose one?\n",
  350. priv->frames_count);
  351. priv->frames_count = 0;
  352. }
  353. }
  354. static struct iwl_frame *iwl_get_free_frame(struct iwl_priv *priv)
  355. {
  356. struct iwl_frame *frame;
  357. struct list_head *element;
  358. if (list_empty(&priv->free_frames)) {
  359. frame = kzalloc(sizeof(*frame), GFP_KERNEL);
  360. if (!frame) {
  361. IWL_ERROR("Could not allocate frame!\n");
  362. return NULL;
  363. }
  364. priv->frames_count++;
  365. return frame;
  366. }
  367. element = priv->free_frames.next;
  368. list_del(element);
  369. return list_entry(element, struct iwl_frame, list);
  370. }
  371. static void iwl_free_frame(struct iwl_priv *priv, struct iwl_frame *frame)
  372. {
  373. memset(frame, 0, sizeof(*frame));
  374. list_add(&frame->list, &priv->free_frames);
  375. }
  376. static unsigned int iwl_fill_beacon_frame(struct iwl_priv *priv,
  377. struct ieee80211_hdr *hdr,
  378. const u8 *dest, int left)
  379. {
  380. if (!iwl_is_associated(priv) || !priv->ibss_beacon ||
  381. ((priv->iw_mode != NL80211_IFTYPE_ADHOC) &&
  382. (priv->iw_mode != NL80211_IFTYPE_AP)))
  383. return 0;
  384. if (priv->ibss_beacon->len > left)
  385. return 0;
  386. memcpy(hdr, priv->ibss_beacon->data, priv->ibss_beacon->len);
  387. return priv->ibss_beacon->len;
  388. }
  389. static u8 iwl_rate_get_lowest_plcp(struct iwl_priv *priv)
  390. {
  391. int i;
  392. int rate_mask;
  393. /* Set rate mask*/
  394. if (priv->staging_rxon.flags & RXON_FLG_BAND_24G_MSK)
  395. rate_mask = priv->active_rate_basic & IWL_CCK_RATES_MASK;
  396. else
  397. rate_mask = priv->active_rate_basic & IWL_OFDM_RATES_MASK;
  398. /* Find lowest valid rate */
  399. for (i = IWL_RATE_1M_INDEX; i != IWL_RATE_INVALID;
  400. i = iwl_rates[i].next_ieee) {
  401. if (rate_mask & (1 << i))
  402. return iwl_rates[i].plcp;
  403. }
  404. /* No valid rate was found. Assign the lowest one */
  405. if (priv->staging_rxon.flags & RXON_FLG_BAND_24G_MSK)
  406. return IWL_RATE_1M_PLCP;
  407. else
  408. return IWL_RATE_6M_PLCP;
  409. }
  410. static unsigned int iwl_hw_get_beacon_cmd(struct iwl_priv *priv,
  411. struct iwl_frame *frame, u8 rate)
  412. {
  413. struct iwl_tx_beacon_cmd *tx_beacon_cmd;
  414. unsigned int frame_size;
  415. tx_beacon_cmd = &frame->u.beacon;
  416. memset(tx_beacon_cmd, 0, sizeof(*tx_beacon_cmd));
  417. tx_beacon_cmd->tx.sta_id = priv->hw_params.bcast_sta_id;
  418. tx_beacon_cmd->tx.stop_time.life_time = TX_CMD_LIFE_TIME_INFINITE;
  419. frame_size = iwl_fill_beacon_frame(priv, tx_beacon_cmd->frame,
  420. iwl_bcast_addr,
  421. sizeof(frame->u) - sizeof(*tx_beacon_cmd));
  422. BUG_ON(frame_size > MAX_MPDU_SIZE);
  423. tx_beacon_cmd->tx.len = cpu_to_le16((u16)frame_size);
  424. if ((rate == IWL_RATE_1M_PLCP) || (rate >= IWL_RATE_2M_PLCP))
  425. tx_beacon_cmd->tx.rate_n_flags =
  426. iwl_hw_set_rate_n_flags(rate, RATE_MCS_CCK_MSK);
  427. else
  428. tx_beacon_cmd->tx.rate_n_flags =
  429. iwl_hw_set_rate_n_flags(rate, 0);
  430. tx_beacon_cmd->tx.tx_flags = TX_CMD_FLG_SEQ_CTL_MSK |
  431. TX_CMD_FLG_TSF_MSK |
  432. TX_CMD_FLG_STA_RATE_MSK;
  433. return sizeof(*tx_beacon_cmd) + frame_size;
  434. }
  435. static int iwl_send_beacon_cmd(struct iwl_priv *priv)
  436. {
  437. struct iwl_frame *frame;
  438. unsigned int frame_size;
  439. int rc;
  440. u8 rate;
  441. frame = iwl_get_free_frame(priv);
  442. if (!frame) {
  443. IWL_ERROR("Could not obtain free frame buffer for beacon "
  444. "command.\n");
  445. return -ENOMEM;
  446. }
  447. rate = iwl_rate_get_lowest_plcp(priv);
  448. frame_size = iwl_hw_get_beacon_cmd(priv, frame, rate);
  449. rc = iwl_send_cmd_pdu(priv, REPLY_TX_BEACON, frame_size,
  450. &frame->u.cmd[0]);
  451. iwl_free_frame(priv, frame);
  452. return rc;
  453. }
  454. /******************************************************************************
  455. *
  456. * Misc. internal state and helper functions
  457. *
  458. ******************************************************************************/
  459. static void iwl_ht_conf(struct iwl_priv *priv,
  460. struct ieee80211_bss_conf *bss_conf)
  461. {
  462. struct ieee80211_sta_ht_cap *ht_conf;
  463. struct iwl_ht_info *iwl_conf = &priv->current_ht_config;
  464. struct ieee80211_sta *sta;
  465. IWL_DEBUG_MAC80211("enter: \n");
  466. if (!iwl_conf->is_ht)
  467. return;
  468. /*
  469. * It is totally wrong to base global information on something
  470. * that is valid only when associated, alas, this driver works
  471. * that way and I don't know how to fix it.
  472. */
  473. rcu_read_lock();
  474. sta = ieee80211_find_sta(priv->hw, priv->bssid);
  475. if (!sta) {
  476. rcu_read_unlock();
  477. return;
  478. }
  479. ht_conf = &sta->ht_cap;
  480. if (ht_conf->cap & IEEE80211_HT_CAP_SGI_20)
  481. iwl_conf->sgf |= HT_SHORT_GI_20MHZ;
  482. if (ht_conf->cap & IEEE80211_HT_CAP_SGI_40)
  483. iwl_conf->sgf |= HT_SHORT_GI_40MHZ;
  484. iwl_conf->is_green_field = !!(ht_conf->cap & IEEE80211_HT_CAP_GRN_FLD);
  485. iwl_conf->max_amsdu_size =
  486. !!(ht_conf->cap & IEEE80211_HT_CAP_MAX_AMSDU);
  487. iwl_conf->supported_chan_width =
  488. !!(ht_conf->cap & IEEE80211_HT_CAP_SUP_WIDTH_20_40);
  489. iwl_conf->extension_chan_offset = bss_conf->ht.secondary_channel_offset;
  490. /* If no above or below channel supplied disable FAT channel */
  491. if (iwl_conf->extension_chan_offset != IEEE80211_HT_PARAM_CHA_SEC_ABOVE &&
  492. iwl_conf->extension_chan_offset != IEEE80211_HT_PARAM_CHA_SEC_BELOW) {
  493. iwl_conf->extension_chan_offset = IEEE80211_HT_PARAM_CHA_SEC_NONE;
  494. iwl_conf->supported_chan_width = 0;
  495. }
  496. iwl_conf->sm_ps = (u8)((ht_conf->cap & IEEE80211_HT_CAP_SM_PS) >> 2);
  497. memcpy(&iwl_conf->mcs, &ht_conf->mcs, 16);
  498. iwl_conf->tx_chan_width = bss_conf->ht.width_40_ok;
  499. iwl_conf->ht_protection =
  500. bss_conf->ht.operation_mode & IEEE80211_HT_OP_MODE_PROTECTION;
  501. iwl_conf->non_GF_STA_present =
  502. !!(bss_conf->ht.operation_mode & IEEE80211_HT_OP_MODE_NON_GF_STA_PRSNT);
  503. rcu_read_unlock();
  504. IWL_DEBUG_MAC80211("leave\n");
  505. }
  506. /*
  507. * QoS support
  508. */
  509. static void iwl_activate_qos(struct iwl_priv *priv, u8 force)
  510. {
  511. if (test_bit(STATUS_EXIT_PENDING, &priv->status))
  512. return;
  513. if (!priv->qos_data.qos_enable)
  514. return;
  515. priv->qos_data.def_qos_parm.qos_flags = 0;
  516. if (priv->qos_data.qos_cap.q_AP.queue_request &&
  517. !priv->qos_data.qos_cap.q_AP.txop_request)
  518. priv->qos_data.def_qos_parm.qos_flags |=
  519. QOS_PARAM_FLG_TXOP_TYPE_MSK;
  520. if (priv->qos_data.qos_active)
  521. priv->qos_data.def_qos_parm.qos_flags |=
  522. QOS_PARAM_FLG_UPDATE_EDCA_MSK;
  523. if (priv->current_ht_config.is_ht)
  524. priv->qos_data.def_qos_parm.qos_flags |= QOS_PARAM_FLG_TGN_MSK;
  525. if (force || iwl_is_associated(priv)) {
  526. IWL_DEBUG_QOS("send QoS cmd with Qos active=%d FLAGS=0x%X\n",
  527. priv->qos_data.qos_active,
  528. priv->qos_data.def_qos_parm.qos_flags);
  529. iwl_send_cmd_pdu_async(priv, REPLY_QOS_PARAM,
  530. sizeof(struct iwl_qosparam_cmd),
  531. &priv->qos_data.def_qos_parm, NULL);
  532. }
  533. }
  534. #define MAX_UCODE_BEACON_INTERVAL 4096
  535. static u16 iwl_adjust_beacon_interval(u16 beacon_val)
  536. {
  537. u16 new_val = 0;
  538. u16 beacon_factor = 0;
  539. beacon_factor = (beacon_val + MAX_UCODE_BEACON_INTERVAL)
  540. / MAX_UCODE_BEACON_INTERVAL;
  541. new_val = beacon_val / beacon_factor;
  542. return new_val;
  543. }
  544. static void iwl_setup_rxon_timing(struct iwl_priv *priv)
  545. {
  546. u64 tsf;
  547. s32 interval_tm, rem;
  548. unsigned long flags;
  549. struct ieee80211_conf *conf = NULL;
  550. u16 beacon_int = 0;
  551. conf = ieee80211_get_hw_conf(priv->hw);
  552. spin_lock_irqsave(&priv->lock, flags);
  553. priv->rxon_timing.timestamp = cpu_to_le64(priv->timestamp);
  554. priv->rxon_timing.listen_interval = cpu_to_le16(conf->listen_interval);
  555. if (priv->iw_mode == NL80211_IFTYPE_STATION) {
  556. beacon_int = iwl_adjust_beacon_interval(priv->beacon_int);
  557. priv->rxon_timing.atim_window = 0;
  558. } else {
  559. beacon_int = iwl_adjust_beacon_interval(conf->beacon_int);
  560. /* TODO: we need to get atim_window from upper stack
  561. * for now we set to 0 */
  562. priv->rxon_timing.atim_window = 0;
  563. }
  564. priv->rxon_timing.beacon_interval = cpu_to_le16(beacon_int);
  565. tsf = priv->timestamp; /* tsf is modifed by do_div: copy it */
  566. interval_tm = beacon_int * 1024;
  567. rem = do_div(tsf, interval_tm);
  568. priv->rxon_timing.beacon_init_val = cpu_to_le32(interval_tm - rem);
  569. spin_unlock_irqrestore(&priv->lock, flags);
  570. IWL_DEBUG_ASSOC("beacon interval %d beacon timer %d beacon tim %d\n",
  571. le16_to_cpu(priv->rxon_timing.beacon_interval),
  572. le32_to_cpu(priv->rxon_timing.beacon_init_val),
  573. le16_to_cpu(priv->rxon_timing.atim_window));
  574. }
  575. static void iwl_set_flags_for_band(struct iwl_priv *priv,
  576. enum ieee80211_band band)
  577. {
  578. if (band == IEEE80211_BAND_5GHZ) {
  579. priv->staging_rxon.flags &=
  580. ~(RXON_FLG_BAND_24G_MSK | RXON_FLG_AUTO_DETECT_MSK
  581. | RXON_FLG_CCK_MSK);
  582. priv->staging_rxon.flags |= RXON_FLG_SHORT_SLOT_MSK;
  583. } else {
  584. /* Copied from iwl_post_associate() */
  585. if (priv->assoc_capability & WLAN_CAPABILITY_SHORT_SLOT_TIME)
  586. priv->staging_rxon.flags |= RXON_FLG_SHORT_SLOT_MSK;
  587. else
  588. priv->staging_rxon.flags &= ~RXON_FLG_SHORT_SLOT_MSK;
  589. if (priv->iw_mode == NL80211_IFTYPE_ADHOC)
  590. priv->staging_rxon.flags &= ~RXON_FLG_SHORT_SLOT_MSK;
  591. priv->staging_rxon.flags |= RXON_FLG_BAND_24G_MSK;
  592. priv->staging_rxon.flags |= RXON_FLG_AUTO_DETECT_MSK;
  593. priv->staging_rxon.flags &= ~RXON_FLG_CCK_MSK;
  594. }
  595. }
  596. /*
  597. * initialize rxon structure with default values from eeprom
  598. */
  599. static void iwl_connection_init_rx_config(struct iwl_priv *priv, int mode)
  600. {
  601. const struct iwl_channel_info *ch_info;
  602. memset(&priv->staging_rxon, 0, sizeof(priv->staging_rxon));
  603. switch (mode) {
  604. case NL80211_IFTYPE_AP:
  605. priv->staging_rxon.dev_type = RXON_DEV_TYPE_AP;
  606. break;
  607. case NL80211_IFTYPE_STATION:
  608. priv->staging_rxon.dev_type = RXON_DEV_TYPE_ESS;
  609. priv->staging_rxon.filter_flags = RXON_FILTER_ACCEPT_GRP_MSK;
  610. break;
  611. case NL80211_IFTYPE_ADHOC:
  612. priv->staging_rxon.dev_type = RXON_DEV_TYPE_IBSS;
  613. priv->staging_rxon.flags = RXON_FLG_SHORT_PREAMBLE_MSK;
  614. priv->staging_rxon.filter_flags = RXON_FILTER_BCON_AWARE_MSK |
  615. RXON_FILTER_ACCEPT_GRP_MSK;
  616. break;
  617. case NL80211_IFTYPE_MONITOR:
  618. priv->staging_rxon.dev_type = RXON_DEV_TYPE_SNIFFER;
  619. priv->staging_rxon.filter_flags = RXON_FILTER_PROMISC_MSK |
  620. RXON_FILTER_CTL2HOST_MSK | RXON_FILTER_ACCEPT_GRP_MSK;
  621. break;
  622. default:
  623. IWL_ERROR("Unsupported interface type %d\n", mode);
  624. break;
  625. }
  626. #if 0
  627. /* TODO: Figure out when short_preamble would be set and cache from
  628. * that */
  629. if (!hw_to_local(priv->hw)->short_preamble)
  630. priv->staging_rxon.flags &= ~RXON_FLG_SHORT_PREAMBLE_MSK;
  631. else
  632. priv->staging_rxon.flags |= RXON_FLG_SHORT_PREAMBLE_MSK;
  633. #endif
  634. ch_info = iwl_get_channel_info(priv, priv->band,
  635. le16_to_cpu(priv->active_rxon.channel));
  636. if (!ch_info)
  637. ch_info = &priv->channel_info[0];
  638. /*
  639. * in some case A channels are all non IBSS
  640. * in this case force B/G channel
  641. */
  642. if ((priv->iw_mode == NL80211_IFTYPE_ADHOC) &&
  643. !(is_channel_ibss(ch_info)))
  644. ch_info = &priv->channel_info[0];
  645. priv->staging_rxon.channel = cpu_to_le16(ch_info->channel);
  646. priv->band = ch_info->band;
  647. iwl_set_flags_for_band(priv, priv->band);
  648. priv->staging_rxon.ofdm_basic_rates =
  649. (IWL_OFDM_RATES_MASK >> IWL_FIRST_OFDM_RATE) & 0xFF;
  650. priv->staging_rxon.cck_basic_rates =
  651. (IWL_CCK_RATES_MASK >> IWL_FIRST_CCK_RATE) & 0xF;
  652. priv->staging_rxon.flags &= ~(RXON_FLG_CHANNEL_MODE_MIXED_MSK |
  653. RXON_FLG_CHANNEL_MODE_PURE_40_MSK);
  654. memcpy(priv->staging_rxon.node_addr, priv->mac_addr, ETH_ALEN);
  655. memcpy(priv->staging_rxon.wlap_bssid_addr, priv->mac_addr, ETH_ALEN);
  656. priv->staging_rxon.ofdm_ht_single_stream_basic_rates = 0xff;
  657. priv->staging_rxon.ofdm_ht_dual_stream_basic_rates = 0xff;
  658. iwl_set_rxon_chain(priv);
  659. }
  660. static int iwl_set_mode(struct iwl_priv *priv, int mode)
  661. {
  662. iwl_connection_init_rx_config(priv, mode);
  663. memcpy(priv->staging_rxon.node_addr, priv->mac_addr, ETH_ALEN);
  664. iwl_clear_stations_table(priv);
  665. /* dont commit rxon if rf-kill is on*/
  666. if (!iwl_is_ready_rf(priv))
  667. return -EAGAIN;
  668. cancel_delayed_work(&priv->scan_check);
  669. if (iwl_scan_cancel_timeout(priv, 100)) {
  670. IWL_WARNING("Aborted scan still in progress after 100ms\n");
  671. IWL_DEBUG_MAC80211("leaving - scan abort failed.\n");
  672. return -EAGAIN;
  673. }
  674. iwl_commit_rxon(priv);
  675. return 0;
  676. }
  677. static void iwl_set_rate(struct iwl_priv *priv)
  678. {
  679. const struct ieee80211_supported_band *hw = NULL;
  680. struct ieee80211_rate *rate;
  681. int i;
  682. hw = iwl_get_hw_mode(priv, priv->band);
  683. if (!hw) {
  684. IWL_ERROR("Failed to set rate: unable to get hw mode\n");
  685. return;
  686. }
  687. priv->active_rate = 0;
  688. priv->active_rate_basic = 0;
  689. for (i = 0; i < hw->n_bitrates; i++) {
  690. rate = &(hw->bitrates[i]);
  691. if (rate->hw_value < IWL_RATE_COUNT)
  692. priv->active_rate |= (1 << rate->hw_value);
  693. }
  694. IWL_DEBUG_RATE("Set active_rate = %0x, active_rate_basic = %0x\n",
  695. priv->active_rate, priv->active_rate_basic);
  696. /*
  697. * If a basic rate is configured, then use it (adding IWL_RATE_1M_MASK)
  698. * otherwise set it to the default of all CCK rates and 6, 12, 24 for
  699. * OFDM
  700. */
  701. if (priv->active_rate_basic & IWL_CCK_BASIC_RATES_MASK)
  702. priv->staging_rxon.cck_basic_rates =
  703. ((priv->active_rate_basic &
  704. IWL_CCK_RATES_MASK) >> IWL_FIRST_CCK_RATE) & 0xF;
  705. else
  706. priv->staging_rxon.cck_basic_rates =
  707. (IWL_CCK_BASIC_RATES_MASK >> IWL_FIRST_CCK_RATE) & 0xF;
  708. if (priv->active_rate_basic & IWL_OFDM_BASIC_RATES_MASK)
  709. priv->staging_rxon.ofdm_basic_rates =
  710. ((priv->active_rate_basic &
  711. (IWL_OFDM_BASIC_RATES_MASK | IWL_RATE_6M_MASK)) >>
  712. IWL_FIRST_OFDM_RATE) & 0xFF;
  713. else
  714. priv->staging_rxon.ofdm_basic_rates =
  715. (IWL_OFDM_BASIC_RATES_MASK >> IWL_FIRST_OFDM_RATE) & 0xFF;
  716. }
  717. /******************************************************************************
  718. *
  719. * Generic RX handler implementations
  720. *
  721. ******************************************************************************/
  722. static void iwl_rx_reply_alive(struct iwl_priv *priv,
  723. struct iwl_rx_mem_buffer *rxb)
  724. {
  725. struct iwl_rx_packet *pkt = (struct iwl_rx_packet *)rxb->skb->data;
  726. struct iwl_alive_resp *palive;
  727. struct delayed_work *pwork;
  728. palive = &pkt->u.alive_frame;
  729. IWL_DEBUG_INFO("Alive ucode status 0x%08X revision "
  730. "0x%01X 0x%01X\n",
  731. palive->is_valid, palive->ver_type,
  732. palive->ver_subtype);
  733. if (palive->ver_subtype == INITIALIZE_SUBTYPE) {
  734. IWL_DEBUG_INFO("Initialization Alive received.\n");
  735. memcpy(&priv->card_alive_init,
  736. &pkt->u.alive_frame,
  737. sizeof(struct iwl_init_alive_resp));
  738. pwork = &priv->init_alive_start;
  739. } else {
  740. IWL_DEBUG_INFO("Runtime Alive received.\n");
  741. memcpy(&priv->card_alive, &pkt->u.alive_frame,
  742. sizeof(struct iwl_alive_resp));
  743. pwork = &priv->alive_start;
  744. }
  745. /* We delay the ALIVE response by 5ms to
  746. * give the HW RF Kill time to activate... */
  747. if (palive->is_valid == UCODE_VALID_OK)
  748. queue_delayed_work(priv->workqueue, pwork,
  749. msecs_to_jiffies(5));
  750. else
  751. IWL_WARNING("uCode did not respond OK.\n");
  752. }
  753. static void iwl_rx_reply_error(struct iwl_priv *priv,
  754. struct iwl_rx_mem_buffer *rxb)
  755. {
  756. struct iwl_rx_packet *pkt = (struct iwl_rx_packet *)rxb->skb->data;
  757. IWL_ERROR("Error Reply type 0x%08X cmd %s (0x%02X) "
  758. "seq 0x%04X ser 0x%08X\n",
  759. le32_to_cpu(pkt->u.err_resp.error_type),
  760. get_cmd_string(pkt->u.err_resp.cmd_id),
  761. pkt->u.err_resp.cmd_id,
  762. le16_to_cpu(pkt->u.err_resp.bad_cmd_seq_num),
  763. le32_to_cpu(pkt->u.err_resp.error_info));
  764. }
  765. #define TX_STATUS_ENTRY(x) case TX_STATUS_FAIL_ ## x: return #x
  766. static void iwl_rx_csa(struct iwl_priv *priv, struct iwl_rx_mem_buffer *rxb)
  767. {
  768. struct iwl_rx_packet *pkt = (struct iwl_rx_packet *)rxb->skb->data;
  769. struct iwl_rxon_cmd *rxon = (void *)&priv->active_rxon;
  770. struct iwl4965_csa_notification *csa = &(pkt->u.csa_notif);
  771. IWL_DEBUG_11H("CSA notif: channel %d, status %d\n",
  772. le16_to_cpu(csa->channel), le32_to_cpu(csa->status));
  773. rxon->channel = csa->channel;
  774. priv->staging_rxon.channel = csa->channel;
  775. }
  776. static void iwl_rx_pm_sleep_notif(struct iwl_priv *priv,
  777. struct iwl_rx_mem_buffer *rxb)
  778. {
  779. #ifdef CONFIG_IWLWIFI_DEBUG
  780. struct iwl_rx_packet *pkt = (struct iwl_rx_packet *)rxb->skb->data;
  781. struct iwl4965_sleep_notification *sleep = &(pkt->u.sleep_notif);
  782. IWL_DEBUG_RX("sleep mode: %d, src: %d\n",
  783. sleep->pm_sleep_mode, sleep->pm_wakeup_src);
  784. #endif
  785. }
  786. static void iwl_rx_pm_debug_statistics_notif(struct iwl_priv *priv,
  787. struct iwl_rx_mem_buffer *rxb)
  788. {
  789. struct iwl_rx_packet *pkt = (struct iwl_rx_packet *)rxb->skb->data;
  790. IWL_DEBUG_RADIO("Dumping %d bytes of unhandled "
  791. "notification for %s:\n",
  792. le32_to_cpu(pkt->len), get_cmd_string(pkt->hdr.cmd));
  793. iwl_print_hex_dump(priv, IWL_DL_RADIO, pkt->u.raw, le32_to_cpu(pkt->len));
  794. }
  795. static void iwl_bg_beacon_update(struct work_struct *work)
  796. {
  797. struct iwl_priv *priv =
  798. container_of(work, struct iwl_priv, beacon_update);
  799. struct sk_buff *beacon;
  800. /* Pull updated AP beacon from mac80211. will fail if not in AP mode */
  801. beacon = ieee80211_beacon_get(priv->hw, priv->vif);
  802. if (!beacon) {
  803. IWL_ERROR("update beacon failed\n");
  804. return;
  805. }
  806. mutex_lock(&priv->mutex);
  807. /* new beacon skb is allocated every time; dispose previous.*/
  808. if (priv->ibss_beacon)
  809. dev_kfree_skb(priv->ibss_beacon);
  810. priv->ibss_beacon = beacon;
  811. mutex_unlock(&priv->mutex);
  812. iwl_send_beacon_cmd(priv);
  813. }
  814. /**
  815. * iwl_bg_statistics_periodic - Timer callback to queue statistics
  816. *
  817. * This callback is provided in order to send a statistics request.
  818. *
  819. * This timer function is continually reset to execute within
  820. * REG_RECALIB_PERIOD seconds since the last STATISTICS_NOTIFICATION
  821. * was received. We need to ensure we receive the statistics in order
  822. * to update the temperature used for calibrating the TXPOWER.
  823. */
  824. static void iwl_bg_statistics_periodic(unsigned long data)
  825. {
  826. struct iwl_priv *priv = (struct iwl_priv *)data;
  827. if (test_bit(STATUS_EXIT_PENDING, &priv->status))
  828. return;
  829. /* dont send host command if rf-kill is on */
  830. if (!iwl_is_ready_rf(priv))
  831. return;
  832. iwl_send_statistics_request(priv, CMD_ASYNC);
  833. }
  834. static void iwl_rx_beacon_notif(struct iwl_priv *priv,
  835. struct iwl_rx_mem_buffer *rxb)
  836. {
  837. #ifdef CONFIG_IWLWIFI_DEBUG
  838. struct iwl_rx_packet *pkt = (struct iwl_rx_packet *)rxb->skb->data;
  839. struct iwl4965_beacon_notif *beacon = &(pkt->u.beacon_status);
  840. u8 rate = iwl_hw_get_rate(beacon->beacon_notify_hdr.rate_n_flags);
  841. IWL_DEBUG_RX("beacon status %x retries %d iss %d "
  842. "tsf %d %d rate %d\n",
  843. le32_to_cpu(beacon->beacon_notify_hdr.u.status) & TX_STATUS_MSK,
  844. beacon->beacon_notify_hdr.failure_frame,
  845. le32_to_cpu(beacon->ibss_mgr_status),
  846. le32_to_cpu(beacon->high_tsf),
  847. le32_to_cpu(beacon->low_tsf), rate);
  848. #endif
  849. if ((priv->iw_mode == NL80211_IFTYPE_AP) &&
  850. (!test_bit(STATUS_EXIT_PENDING, &priv->status)))
  851. queue_work(priv->workqueue, &priv->beacon_update);
  852. }
  853. /* Handle notification from uCode that card's power state is changing
  854. * due to software, hardware, or critical temperature RFKILL */
  855. static void iwl_rx_card_state_notif(struct iwl_priv *priv,
  856. struct iwl_rx_mem_buffer *rxb)
  857. {
  858. struct iwl_rx_packet *pkt = (struct iwl_rx_packet *)rxb->skb->data;
  859. u32 flags = le32_to_cpu(pkt->u.card_state_notif.flags);
  860. unsigned long status = priv->status;
  861. IWL_DEBUG_RF_KILL("Card state received: HW:%s SW:%s\n",
  862. (flags & HW_CARD_DISABLED) ? "Kill" : "On",
  863. (flags & SW_CARD_DISABLED) ? "Kill" : "On");
  864. if (flags & (SW_CARD_DISABLED | HW_CARD_DISABLED |
  865. RF_CARD_DISABLED)) {
  866. iwl_write32(priv, CSR_UCODE_DRV_GP1_SET,
  867. CSR_UCODE_DRV_GP1_BIT_CMD_BLOCKED);
  868. if (!iwl_grab_nic_access(priv)) {
  869. iwl_write_direct32(
  870. priv, HBUS_TARG_MBX_C,
  871. HBUS_TARG_MBX_C_REG_BIT_CMD_BLOCKED);
  872. iwl_release_nic_access(priv);
  873. }
  874. if (!(flags & RXON_CARD_DISABLED)) {
  875. iwl_write32(priv, CSR_UCODE_DRV_GP1_CLR,
  876. CSR_UCODE_DRV_GP1_BIT_CMD_BLOCKED);
  877. if (!iwl_grab_nic_access(priv)) {
  878. iwl_write_direct32(
  879. priv, HBUS_TARG_MBX_C,
  880. HBUS_TARG_MBX_C_REG_BIT_CMD_BLOCKED);
  881. iwl_release_nic_access(priv);
  882. }
  883. }
  884. if (flags & RF_CARD_DISABLED) {
  885. iwl_write32(priv, CSR_UCODE_DRV_GP1_SET,
  886. CSR_UCODE_DRV_GP1_REG_BIT_CT_KILL_EXIT);
  887. iwl_read32(priv, CSR_UCODE_DRV_GP1);
  888. if (!iwl_grab_nic_access(priv))
  889. iwl_release_nic_access(priv);
  890. }
  891. }
  892. if (flags & HW_CARD_DISABLED)
  893. set_bit(STATUS_RF_KILL_HW, &priv->status);
  894. else
  895. clear_bit(STATUS_RF_KILL_HW, &priv->status);
  896. if (flags & SW_CARD_DISABLED)
  897. set_bit(STATUS_RF_KILL_SW, &priv->status);
  898. else
  899. clear_bit(STATUS_RF_KILL_SW, &priv->status);
  900. if (!(flags & RXON_CARD_DISABLED))
  901. iwl_scan_cancel(priv);
  902. if ((test_bit(STATUS_RF_KILL_HW, &status) !=
  903. test_bit(STATUS_RF_KILL_HW, &priv->status)) ||
  904. (test_bit(STATUS_RF_KILL_SW, &status) !=
  905. test_bit(STATUS_RF_KILL_SW, &priv->status)))
  906. queue_work(priv->workqueue, &priv->rf_kill);
  907. else
  908. wake_up_interruptible(&priv->wait_command_queue);
  909. }
  910. int iwl_set_pwr_src(struct iwl_priv *priv, enum iwl_pwr_src src)
  911. {
  912. int ret;
  913. unsigned long flags;
  914. spin_lock_irqsave(&priv->lock, flags);
  915. ret = iwl_grab_nic_access(priv);
  916. if (ret)
  917. goto err;
  918. if (src == IWL_PWR_SRC_VAUX) {
  919. u32 val;
  920. ret = pci_read_config_dword(priv->pci_dev, PCI_CFG_POWER_SOURCE,
  921. &val);
  922. if (val & PCI_CFG_PMC_PME_FROM_D3COLD_SUPPORT)
  923. iwl_set_bits_mask_prph(priv, APMG_PS_CTRL_REG,
  924. APMG_PS_CTRL_VAL_PWR_SRC_VAUX,
  925. ~APMG_PS_CTRL_MSK_PWR_SRC);
  926. } else {
  927. iwl_set_bits_mask_prph(priv, APMG_PS_CTRL_REG,
  928. APMG_PS_CTRL_VAL_PWR_SRC_VMAIN,
  929. ~APMG_PS_CTRL_MSK_PWR_SRC);
  930. }
  931. iwl_release_nic_access(priv);
  932. err:
  933. spin_unlock_irqrestore(&priv->lock, flags);
  934. return ret;
  935. }
  936. /**
  937. * iwl_setup_rx_handlers - Initialize Rx handler callbacks
  938. *
  939. * Setup the RX handlers for each of the reply types sent from the uCode
  940. * to the host.
  941. *
  942. * This function chains into the hardware specific files for them to setup
  943. * any hardware specific handlers as well.
  944. */
  945. static void iwl_setup_rx_handlers(struct iwl_priv *priv)
  946. {
  947. priv->rx_handlers[REPLY_ALIVE] = iwl_rx_reply_alive;
  948. priv->rx_handlers[REPLY_ERROR] = iwl_rx_reply_error;
  949. priv->rx_handlers[CHANNEL_SWITCH_NOTIFICATION] = iwl_rx_csa;
  950. priv->rx_handlers[PM_SLEEP_NOTIFICATION] = iwl_rx_pm_sleep_notif;
  951. priv->rx_handlers[PM_DEBUG_STATISTIC_NOTIFIC] =
  952. iwl_rx_pm_debug_statistics_notif;
  953. priv->rx_handlers[BEACON_NOTIFICATION] = iwl_rx_beacon_notif;
  954. /*
  955. * The same handler is used for both the REPLY to a discrete
  956. * statistics request from the host as well as for the periodic
  957. * statistics notifications (after received beacons) from the uCode.
  958. */
  959. priv->rx_handlers[REPLY_STATISTICS_CMD] = iwl_rx_statistics;
  960. priv->rx_handlers[STATISTICS_NOTIFICATION] = iwl_rx_statistics;
  961. iwl_setup_spectrum_handlers(priv);
  962. iwl_setup_rx_scan_handlers(priv);
  963. /* status change handler */
  964. priv->rx_handlers[CARD_STATE_NOTIFICATION] = iwl_rx_card_state_notif;
  965. priv->rx_handlers[MISSED_BEACONS_NOTIFICATION] =
  966. iwl_rx_missed_beacon_notif;
  967. /* Rx handlers */
  968. priv->rx_handlers[REPLY_RX_PHY_CMD] = iwl_rx_reply_rx_phy;
  969. priv->rx_handlers[REPLY_RX_MPDU_CMD] = iwl_rx_reply_rx;
  970. /* block ack */
  971. priv->rx_handlers[REPLY_COMPRESSED_BA] = iwl_rx_reply_compressed_ba;
  972. /* Set up hardware specific Rx handlers */
  973. priv->cfg->ops->lib->rx_handler_setup(priv);
  974. }
  975. /*
  976. * this should be called while priv->lock is locked
  977. */
  978. static void __iwl_rx_replenish(struct iwl_priv *priv)
  979. {
  980. iwl_rx_allocate(priv);
  981. iwl_rx_queue_restock(priv);
  982. }
  983. /**
  984. * iwl_rx_handle - Main entry function for receiving responses from uCode
  985. *
  986. * Uses the priv->rx_handlers callback function array to invoke
  987. * the appropriate handlers, including command responses,
  988. * frame-received notifications, and other notifications.
  989. */
  990. void iwl_rx_handle(struct iwl_priv *priv)
  991. {
  992. struct iwl_rx_mem_buffer *rxb;
  993. struct iwl_rx_packet *pkt;
  994. struct iwl_rx_queue *rxq = &priv->rxq;
  995. u32 r, i;
  996. int reclaim;
  997. unsigned long flags;
  998. u8 fill_rx = 0;
  999. u32 count = 8;
  1000. /* uCode's read index (stored in shared DRAM) indicates the last Rx
  1001. * buffer that the driver may process (last buffer filled by ucode). */
  1002. r = le16_to_cpu(rxq->rb_stts->closed_rb_num) & 0x0FFF;
  1003. i = rxq->read;
  1004. /* Rx interrupt, but nothing sent from uCode */
  1005. if (i == r)
  1006. IWL_DEBUG(IWL_DL_RX, "r = %d, i = %d\n", r, i);
  1007. if (iwl_rx_queue_space(rxq) > (RX_QUEUE_SIZE / 2))
  1008. fill_rx = 1;
  1009. while (i != r) {
  1010. rxb = rxq->queue[i];
  1011. /* If an RXB doesn't have a Rx queue slot associated with it,
  1012. * then a bug has been introduced in the queue refilling
  1013. * routines -- catch it here */
  1014. BUG_ON(rxb == NULL);
  1015. rxq->queue[i] = NULL;
  1016. dma_sync_single_range_for_cpu(
  1017. &priv->pci_dev->dev, rxb->real_dma_addr,
  1018. rxb->aligned_dma_addr - rxb->real_dma_addr,
  1019. priv->hw_params.rx_buf_size,
  1020. PCI_DMA_FROMDEVICE);
  1021. pkt = (struct iwl_rx_packet *)rxb->skb->data;
  1022. /* Reclaim a command buffer only if this packet is a response
  1023. * to a (driver-originated) command.
  1024. * If the packet (e.g. Rx frame) originated from uCode,
  1025. * there is no command buffer to reclaim.
  1026. * Ucode should set SEQ_RX_FRAME bit if ucode-originated,
  1027. * but apparently a few don't get set; catch them here. */
  1028. reclaim = !(pkt->hdr.sequence & SEQ_RX_FRAME) &&
  1029. (pkt->hdr.cmd != REPLY_RX_PHY_CMD) &&
  1030. (pkt->hdr.cmd != REPLY_RX) &&
  1031. (pkt->hdr.cmd != REPLY_RX_MPDU_CMD) &&
  1032. (pkt->hdr.cmd != REPLY_COMPRESSED_BA) &&
  1033. (pkt->hdr.cmd != STATISTICS_NOTIFICATION) &&
  1034. (pkt->hdr.cmd != REPLY_TX);
  1035. /* Based on type of command response or notification,
  1036. * handle those that need handling via function in
  1037. * rx_handlers table. See iwl_setup_rx_handlers() */
  1038. if (priv->rx_handlers[pkt->hdr.cmd]) {
  1039. IWL_DEBUG(IWL_DL_RX, "r = %d, i = %d, %s, 0x%02x\n", r,
  1040. i, get_cmd_string(pkt->hdr.cmd), pkt->hdr.cmd);
  1041. priv->rx_handlers[pkt->hdr.cmd] (priv, rxb);
  1042. } else {
  1043. /* No handling needed */
  1044. IWL_DEBUG(IWL_DL_RX,
  1045. "r %d i %d No handler needed for %s, 0x%02x\n",
  1046. r, i, get_cmd_string(pkt->hdr.cmd),
  1047. pkt->hdr.cmd);
  1048. }
  1049. if (reclaim) {
  1050. /* Invoke any callbacks, transfer the skb to caller, and
  1051. * fire off the (possibly) blocking iwl_send_cmd()
  1052. * as we reclaim the driver command queue */
  1053. if (rxb && rxb->skb)
  1054. iwl_tx_cmd_complete(priv, rxb);
  1055. else
  1056. IWL_WARNING("Claim null rxb?\n");
  1057. }
  1058. /* For now we just don't re-use anything. We can tweak this
  1059. * later to try and re-use notification packets and SKBs that
  1060. * fail to Rx correctly */
  1061. if (rxb->skb != NULL) {
  1062. priv->alloc_rxb_skb--;
  1063. dev_kfree_skb_any(rxb->skb);
  1064. rxb->skb = NULL;
  1065. }
  1066. pci_unmap_single(priv->pci_dev, rxb->real_dma_addr,
  1067. priv->hw_params.rx_buf_size + 256,
  1068. PCI_DMA_FROMDEVICE);
  1069. spin_lock_irqsave(&rxq->lock, flags);
  1070. list_add_tail(&rxb->list, &priv->rxq.rx_used);
  1071. spin_unlock_irqrestore(&rxq->lock, flags);
  1072. i = (i + 1) & RX_QUEUE_MASK;
  1073. /* If there are a lot of unused frames,
  1074. * restock the Rx queue so ucode wont assert. */
  1075. if (fill_rx) {
  1076. count++;
  1077. if (count >= 8) {
  1078. priv->rxq.read = i;
  1079. __iwl_rx_replenish(priv);
  1080. count = 0;
  1081. }
  1082. }
  1083. }
  1084. /* Backtrack one entry */
  1085. priv->rxq.read = i;
  1086. iwl_rx_queue_restock(priv);
  1087. }
  1088. #ifdef CONFIG_IWLWIFI_DEBUG
  1089. static void iwl_print_rx_config_cmd(struct iwl_priv *priv)
  1090. {
  1091. struct iwl_rxon_cmd *rxon = &priv->staging_rxon;
  1092. IWL_DEBUG_RADIO("RX CONFIG:\n");
  1093. iwl_print_hex_dump(priv, IWL_DL_RADIO, (u8 *) rxon, sizeof(*rxon));
  1094. IWL_DEBUG_RADIO("u16 channel: 0x%x\n", le16_to_cpu(rxon->channel));
  1095. IWL_DEBUG_RADIO("u32 flags: 0x%08X\n", le32_to_cpu(rxon->flags));
  1096. IWL_DEBUG_RADIO("u32 filter_flags: 0x%08x\n",
  1097. le32_to_cpu(rxon->filter_flags));
  1098. IWL_DEBUG_RADIO("u8 dev_type: 0x%x\n", rxon->dev_type);
  1099. IWL_DEBUG_RADIO("u8 ofdm_basic_rates: 0x%02x\n",
  1100. rxon->ofdm_basic_rates);
  1101. IWL_DEBUG_RADIO("u8 cck_basic_rates: 0x%02x\n", rxon->cck_basic_rates);
  1102. IWL_DEBUG_RADIO("u8[6] node_addr: %pM\n", rxon->node_addr);
  1103. IWL_DEBUG_RADIO("u8[6] bssid_addr: %pM\n", rxon->bssid_addr);
  1104. IWL_DEBUG_RADIO("u16 assoc_id: 0x%x\n", le16_to_cpu(rxon->assoc_id));
  1105. }
  1106. #endif
  1107. static void iwl_enable_interrupts(struct iwl_priv *priv)
  1108. {
  1109. IWL_DEBUG_ISR("Enabling interrupts\n");
  1110. set_bit(STATUS_INT_ENABLED, &priv->status);
  1111. iwl_write32(priv, CSR_INT_MASK, CSR_INI_SET_MASK);
  1112. }
  1113. /* call this function to flush any scheduled tasklet */
  1114. static inline void iwl_synchronize_irq(struct iwl_priv *priv)
  1115. {
  1116. /* wait to make sure we flush pending tasklet*/
  1117. synchronize_irq(priv->pci_dev->irq);
  1118. tasklet_kill(&priv->irq_tasklet);
  1119. }
  1120. static inline void iwl_disable_interrupts(struct iwl_priv *priv)
  1121. {
  1122. clear_bit(STATUS_INT_ENABLED, &priv->status);
  1123. /* disable interrupts from uCode/NIC to host */
  1124. iwl_write32(priv, CSR_INT_MASK, 0x00000000);
  1125. /* acknowledge/clear/reset any interrupts still pending
  1126. * from uCode or flow handler (Rx/Tx DMA) */
  1127. iwl_write32(priv, CSR_INT, 0xffffffff);
  1128. iwl_write32(priv, CSR_FH_INT_STATUS, 0xffffffff);
  1129. IWL_DEBUG_ISR("Disabled interrupts\n");
  1130. }
  1131. /**
  1132. * iwl_irq_handle_error - called for HW or SW error interrupt from card
  1133. */
  1134. static void iwl_irq_handle_error(struct iwl_priv *priv)
  1135. {
  1136. /* Set the FW error flag -- cleared on iwl_down */
  1137. set_bit(STATUS_FW_ERROR, &priv->status);
  1138. /* Cancel currently queued command. */
  1139. clear_bit(STATUS_HCMD_ACTIVE, &priv->status);
  1140. #ifdef CONFIG_IWLWIFI_DEBUG
  1141. if (priv->debug_level & IWL_DL_FW_ERRORS) {
  1142. iwl_dump_nic_error_log(priv);
  1143. iwl_dump_nic_event_log(priv);
  1144. iwl_print_rx_config_cmd(priv);
  1145. }
  1146. #endif
  1147. wake_up_interruptible(&priv->wait_command_queue);
  1148. /* Keep the restart process from trying to send host
  1149. * commands by clearing the INIT status bit */
  1150. clear_bit(STATUS_READY, &priv->status);
  1151. if (!test_bit(STATUS_EXIT_PENDING, &priv->status)) {
  1152. IWL_DEBUG(IWL_DL_FW_ERRORS,
  1153. "Restarting adapter due to uCode error.\n");
  1154. if (iwl_is_associated(priv)) {
  1155. memcpy(&priv->recovery_rxon, &priv->active_rxon,
  1156. sizeof(priv->recovery_rxon));
  1157. priv->error_recovering = 1;
  1158. }
  1159. if (priv->cfg->mod_params->restart_fw)
  1160. queue_work(priv->workqueue, &priv->restart);
  1161. }
  1162. }
  1163. static void iwl_error_recovery(struct iwl_priv *priv)
  1164. {
  1165. unsigned long flags;
  1166. memcpy(&priv->staging_rxon, &priv->recovery_rxon,
  1167. sizeof(priv->staging_rxon));
  1168. priv->staging_rxon.filter_flags &= ~RXON_FILTER_ASSOC_MSK;
  1169. iwl_commit_rxon(priv);
  1170. iwl_rxon_add_station(priv, priv->bssid, 1);
  1171. spin_lock_irqsave(&priv->lock, flags);
  1172. priv->assoc_id = le16_to_cpu(priv->staging_rxon.assoc_id);
  1173. priv->error_recovering = 0;
  1174. spin_unlock_irqrestore(&priv->lock, flags);
  1175. }
  1176. static void iwl_irq_tasklet(struct iwl_priv *priv)
  1177. {
  1178. u32 inta, handled = 0;
  1179. u32 inta_fh;
  1180. unsigned long flags;
  1181. #ifdef CONFIG_IWLWIFI_DEBUG
  1182. u32 inta_mask;
  1183. #endif
  1184. spin_lock_irqsave(&priv->lock, flags);
  1185. /* Ack/clear/reset pending uCode interrupts.
  1186. * Note: Some bits in CSR_INT are "OR" of bits in CSR_FH_INT_STATUS,
  1187. * and will clear only when CSR_FH_INT_STATUS gets cleared. */
  1188. inta = iwl_read32(priv, CSR_INT);
  1189. iwl_write32(priv, CSR_INT, inta);
  1190. /* Ack/clear/reset pending flow-handler (DMA) interrupts.
  1191. * Any new interrupts that happen after this, either while we're
  1192. * in this tasklet, or later, will show up in next ISR/tasklet. */
  1193. inta_fh = iwl_read32(priv, CSR_FH_INT_STATUS);
  1194. iwl_write32(priv, CSR_FH_INT_STATUS, inta_fh);
  1195. #ifdef CONFIG_IWLWIFI_DEBUG
  1196. if (priv->debug_level & IWL_DL_ISR) {
  1197. /* just for debug */
  1198. inta_mask = iwl_read32(priv, CSR_INT_MASK);
  1199. IWL_DEBUG_ISR("inta 0x%08x, enabled 0x%08x, fh 0x%08x\n",
  1200. inta, inta_mask, inta_fh);
  1201. }
  1202. #endif
  1203. /* Since CSR_INT and CSR_FH_INT_STATUS reads and clears are not
  1204. * atomic, make sure that inta covers all the interrupts that
  1205. * we've discovered, even if FH interrupt came in just after
  1206. * reading CSR_INT. */
  1207. if (inta_fh & CSR49_FH_INT_RX_MASK)
  1208. inta |= CSR_INT_BIT_FH_RX;
  1209. if (inta_fh & CSR49_FH_INT_TX_MASK)
  1210. inta |= CSR_INT_BIT_FH_TX;
  1211. /* Now service all interrupt bits discovered above. */
  1212. if (inta & CSR_INT_BIT_HW_ERR) {
  1213. IWL_ERROR("Microcode HW error detected. Restarting.\n");
  1214. /* Tell the device to stop sending interrupts */
  1215. iwl_disable_interrupts(priv);
  1216. iwl_irq_handle_error(priv);
  1217. handled |= CSR_INT_BIT_HW_ERR;
  1218. spin_unlock_irqrestore(&priv->lock, flags);
  1219. return;
  1220. }
  1221. #ifdef CONFIG_IWLWIFI_DEBUG
  1222. if (priv->debug_level & (IWL_DL_ISR)) {
  1223. /* NIC fires this, but we don't use it, redundant with WAKEUP */
  1224. if (inta & CSR_INT_BIT_SCD)
  1225. IWL_DEBUG_ISR("Scheduler finished to transmit "
  1226. "the frame/frames.\n");
  1227. /* Alive notification via Rx interrupt will do the real work */
  1228. if (inta & CSR_INT_BIT_ALIVE)
  1229. IWL_DEBUG_ISR("Alive interrupt\n");
  1230. }
  1231. #endif
  1232. /* Safely ignore these bits for debug checks below */
  1233. inta &= ~(CSR_INT_BIT_SCD | CSR_INT_BIT_ALIVE);
  1234. /* HW RF KILL switch toggled */
  1235. if (inta & CSR_INT_BIT_RF_KILL) {
  1236. int hw_rf_kill = 0;
  1237. if (!(iwl_read32(priv, CSR_GP_CNTRL) &
  1238. CSR_GP_CNTRL_REG_FLAG_HW_RF_KILL_SW))
  1239. hw_rf_kill = 1;
  1240. IWL_DEBUG(IWL_DL_RF_KILL, "RF_KILL bit toggled to %s.\n",
  1241. hw_rf_kill ? "disable radio" : "enable radio");
  1242. /* driver only loads ucode once setting the interface up.
  1243. * the driver as well won't allow loading if RFKILL is set
  1244. * therefore no need to restart the driver from this handler
  1245. */
  1246. if (!hw_rf_kill && !test_bit(STATUS_ALIVE, &priv->status))
  1247. clear_bit(STATUS_RF_KILL_HW, &priv->status);
  1248. handled |= CSR_INT_BIT_RF_KILL;
  1249. }
  1250. /* Chip got too hot and stopped itself */
  1251. if (inta & CSR_INT_BIT_CT_KILL) {
  1252. IWL_ERROR("Microcode CT kill error detected.\n");
  1253. handled |= CSR_INT_BIT_CT_KILL;
  1254. }
  1255. /* Error detected by uCode */
  1256. if (inta & CSR_INT_BIT_SW_ERR) {
  1257. IWL_ERROR("Microcode SW error detected. Restarting 0x%X.\n",
  1258. inta);
  1259. iwl_irq_handle_error(priv);
  1260. handled |= CSR_INT_BIT_SW_ERR;
  1261. }
  1262. /* uCode wakes up after power-down sleep */
  1263. if (inta & CSR_INT_BIT_WAKEUP) {
  1264. IWL_DEBUG_ISR("Wakeup interrupt\n");
  1265. iwl_rx_queue_update_write_ptr(priv, &priv->rxq);
  1266. iwl_txq_update_write_ptr(priv, &priv->txq[0]);
  1267. iwl_txq_update_write_ptr(priv, &priv->txq[1]);
  1268. iwl_txq_update_write_ptr(priv, &priv->txq[2]);
  1269. iwl_txq_update_write_ptr(priv, &priv->txq[3]);
  1270. iwl_txq_update_write_ptr(priv, &priv->txq[4]);
  1271. iwl_txq_update_write_ptr(priv, &priv->txq[5]);
  1272. handled |= CSR_INT_BIT_WAKEUP;
  1273. }
  1274. /* All uCode command responses, including Tx command responses,
  1275. * Rx "responses" (frame-received notification), and other
  1276. * notifications from uCode come through here*/
  1277. if (inta & (CSR_INT_BIT_FH_RX | CSR_INT_BIT_SW_RX)) {
  1278. iwl_rx_handle(priv);
  1279. handled |= (CSR_INT_BIT_FH_RX | CSR_INT_BIT_SW_RX);
  1280. }
  1281. if (inta & CSR_INT_BIT_FH_TX) {
  1282. IWL_DEBUG_ISR("Tx interrupt\n");
  1283. handled |= CSR_INT_BIT_FH_TX;
  1284. /* FH finished to write, send event */
  1285. priv->ucode_write_complete = 1;
  1286. wake_up_interruptible(&priv->wait_command_queue);
  1287. }
  1288. if (inta & ~handled)
  1289. IWL_ERROR("Unhandled INTA bits 0x%08x\n", inta & ~handled);
  1290. if (inta & ~CSR_INI_SET_MASK) {
  1291. IWL_WARNING("Disabled INTA bits 0x%08x were pending\n",
  1292. inta & ~CSR_INI_SET_MASK);
  1293. IWL_WARNING(" with FH_INT = 0x%08x\n", inta_fh);
  1294. }
  1295. /* Re-enable all interrupts */
  1296. /* only Re-enable if diabled by irq */
  1297. if (test_bit(STATUS_INT_ENABLED, &priv->status))
  1298. iwl_enable_interrupts(priv);
  1299. #ifdef CONFIG_IWLWIFI_DEBUG
  1300. if (priv->debug_level & (IWL_DL_ISR)) {
  1301. inta = iwl_read32(priv, CSR_INT);
  1302. inta_mask = iwl_read32(priv, CSR_INT_MASK);
  1303. inta_fh = iwl_read32(priv, CSR_FH_INT_STATUS);
  1304. IWL_DEBUG_ISR("End inta 0x%08x, enabled 0x%08x, fh 0x%08x, "
  1305. "flags 0x%08lx\n", inta, inta_mask, inta_fh, flags);
  1306. }
  1307. #endif
  1308. spin_unlock_irqrestore(&priv->lock, flags);
  1309. }
  1310. static irqreturn_t iwl_isr(int irq, void *data)
  1311. {
  1312. struct iwl_priv *priv = data;
  1313. u32 inta, inta_mask;
  1314. u32 inta_fh;
  1315. if (!priv)
  1316. return IRQ_NONE;
  1317. spin_lock(&priv->lock);
  1318. /* Disable (but don't clear!) interrupts here to avoid
  1319. * back-to-back ISRs and sporadic interrupts from our NIC.
  1320. * If we have something to service, the tasklet will re-enable ints.
  1321. * If we *don't* have something, we'll re-enable before leaving here. */
  1322. inta_mask = iwl_read32(priv, CSR_INT_MASK); /* just for debug */
  1323. iwl_write32(priv, CSR_INT_MASK, 0x00000000);
  1324. /* Discover which interrupts are active/pending */
  1325. inta = iwl_read32(priv, CSR_INT);
  1326. inta_fh = iwl_read32(priv, CSR_FH_INT_STATUS);
  1327. /* Ignore interrupt if there's nothing in NIC to service.
  1328. * This may be due to IRQ shared with another device,
  1329. * or due to sporadic interrupts thrown from our NIC. */
  1330. if (!inta && !inta_fh) {
  1331. IWL_DEBUG_ISR("Ignore interrupt, inta == 0, inta_fh == 0\n");
  1332. goto none;
  1333. }
  1334. if ((inta == 0xFFFFFFFF) || ((inta & 0xFFFFFFF0) == 0xa5a5a5a0)) {
  1335. /* Hardware disappeared. It might have already raised
  1336. * an interrupt */
  1337. IWL_WARNING("HARDWARE GONE?? INTA == 0x%080x\n", inta);
  1338. goto unplugged;
  1339. }
  1340. IWL_DEBUG_ISR("ISR inta 0x%08x, enabled 0x%08x, fh 0x%08x\n",
  1341. inta, inta_mask, inta_fh);
  1342. inta &= ~CSR_INT_BIT_SCD;
  1343. /* iwl_irq_tasklet() will service interrupts and re-enable them */
  1344. if (likely(inta || inta_fh))
  1345. tasklet_schedule(&priv->irq_tasklet);
  1346. unplugged:
  1347. spin_unlock(&priv->lock);
  1348. return IRQ_HANDLED;
  1349. none:
  1350. /* re-enable interrupts here since we don't have anything to service. */
  1351. /* only Re-enable if diabled by irq */
  1352. if (test_bit(STATUS_INT_ENABLED, &priv->status))
  1353. iwl_enable_interrupts(priv);
  1354. spin_unlock(&priv->lock);
  1355. return IRQ_NONE;
  1356. }
  1357. /******************************************************************************
  1358. *
  1359. * uCode download functions
  1360. *
  1361. ******************************************************************************/
  1362. static void iwl_dealloc_ucode_pci(struct iwl_priv *priv)
  1363. {
  1364. iwl_free_fw_desc(priv->pci_dev, &priv->ucode_code);
  1365. iwl_free_fw_desc(priv->pci_dev, &priv->ucode_data);
  1366. iwl_free_fw_desc(priv->pci_dev, &priv->ucode_data_backup);
  1367. iwl_free_fw_desc(priv->pci_dev, &priv->ucode_init);
  1368. iwl_free_fw_desc(priv->pci_dev, &priv->ucode_init_data);
  1369. iwl_free_fw_desc(priv->pci_dev, &priv->ucode_boot);
  1370. }
  1371. static void iwl_nic_start(struct iwl_priv *priv)
  1372. {
  1373. /* Remove all resets to allow NIC to operate */
  1374. iwl_write32(priv, CSR_RESET, 0);
  1375. }
  1376. /**
  1377. * iwl_read_ucode - Read uCode images from disk file.
  1378. *
  1379. * Copy into buffers for card to fetch via bus-mastering
  1380. */
  1381. static int iwl_read_ucode(struct iwl_priv *priv)
  1382. {
  1383. struct iwl_ucode *ucode;
  1384. int ret;
  1385. const struct firmware *ucode_raw;
  1386. const char *name = priv->cfg->fw_name;
  1387. u8 *src;
  1388. size_t len;
  1389. u32 ver, inst_size, data_size, init_size, init_data_size, boot_size;
  1390. /* Ask kernel firmware_class module to get the boot firmware off disk.
  1391. * request_firmware() is synchronous, file is in memory on return. */
  1392. ret = request_firmware(&ucode_raw, name, &priv->pci_dev->dev);
  1393. if (ret < 0) {
  1394. IWL_ERROR("%s firmware file req failed: Reason %d\n",
  1395. name, ret);
  1396. goto error;
  1397. }
  1398. IWL_DEBUG_INFO("Got firmware '%s' file (%zd bytes) from disk\n",
  1399. name, ucode_raw->size);
  1400. /* Make sure that we got at least our header! */
  1401. if (ucode_raw->size < sizeof(*ucode)) {
  1402. IWL_ERROR("File size way too small!\n");
  1403. ret = -EINVAL;
  1404. goto err_release;
  1405. }
  1406. /* Data from ucode file: header followed by uCode images */
  1407. ucode = (void *)ucode_raw->data;
  1408. ver = le32_to_cpu(ucode->ver);
  1409. inst_size = le32_to_cpu(ucode->inst_size);
  1410. data_size = le32_to_cpu(ucode->data_size);
  1411. init_size = le32_to_cpu(ucode->init_size);
  1412. init_data_size = le32_to_cpu(ucode->init_data_size);
  1413. boot_size = le32_to_cpu(ucode->boot_size);
  1414. IWL_DEBUG_INFO("f/w package hdr ucode version = 0x%x\n", ver);
  1415. IWL_DEBUG_INFO("f/w package hdr runtime inst size = %u\n",
  1416. inst_size);
  1417. IWL_DEBUG_INFO("f/w package hdr runtime data size = %u\n",
  1418. data_size);
  1419. IWL_DEBUG_INFO("f/w package hdr init inst size = %u\n",
  1420. init_size);
  1421. IWL_DEBUG_INFO("f/w package hdr init data size = %u\n",
  1422. init_data_size);
  1423. IWL_DEBUG_INFO("f/w package hdr boot inst size = %u\n",
  1424. boot_size);
  1425. /* Verify size of file vs. image size info in file's header */
  1426. if (ucode_raw->size < sizeof(*ucode) +
  1427. inst_size + data_size + init_size +
  1428. init_data_size + boot_size) {
  1429. IWL_DEBUG_INFO("uCode file size %d too small\n",
  1430. (int)ucode_raw->size);
  1431. ret = -EINVAL;
  1432. goto err_release;
  1433. }
  1434. /* Verify that uCode images will fit in card's SRAM */
  1435. if (inst_size > priv->hw_params.max_inst_size) {
  1436. IWL_DEBUG_INFO("uCode instr len %d too large to fit in\n",
  1437. inst_size);
  1438. ret = -EINVAL;
  1439. goto err_release;
  1440. }
  1441. if (data_size > priv->hw_params.max_data_size) {
  1442. IWL_DEBUG_INFO("uCode data len %d too large to fit in\n",
  1443. data_size);
  1444. ret = -EINVAL;
  1445. goto err_release;
  1446. }
  1447. if (init_size > priv->hw_params.max_inst_size) {
  1448. IWL_DEBUG_INFO
  1449. ("uCode init instr len %d too large to fit in\n",
  1450. init_size);
  1451. ret = -EINVAL;
  1452. goto err_release;
  1453. }
  1454. if (init_data_size > priv->hw_params.max_data_size) {
  1455. IWL_DEBUG_INFO
  1456. ("uCode init data len %d too large to fit in\n",
  1457. init_data_size);
  1458. ret = -EINVAL;
  1459. goto err_release;
  1460. }
  1461. if (boot_size > priv->hw_params.max_bsm_size) {
  1462. IWL_DEBUG_INFO
  1463. ("uCode boot instr len %d too large to fit in\n",
  1464. boot_size);
  1465. ret = -EINVAL;
  1466. goto err_release;
  1467. }
  1468. /* Allocate ucode buffers for card's bus-master loading ... */
  1469. /* Runtime instructions and 2 copies of data:
  1470. * 1) unmodified from disk
  1471. * 2) backup cache for save/restore during power-downs */
  1472. priv->ucode_code.len = inst_size;
  1473. iwl_alloc_fw_desc(priv->pci_dev, &priv->ucode_code);
  1474. priv->ucode_data.len = data_size;
  1475. iwl_alloc_fw_desc(priv->pci_dev, &priv->ucode_data);
  1476. priv->ucode_data_backup.len = data_size;
  1477. iwl_alloc_fw_desc(priv->pci_dev, &priv->ucode_data_backup);
  1478. /* Initialization instructions and data */
  1479. if (init_size && init_data_size) {
  1480. priv->ucode_init.len = init_size;
  1481. iwl_alloc_fw_desc(priv->pci_dev, &priv->ucode_init);
  1482. priv->ucode_init_data.len = init_data_size;
  1483. iwl_alloc_fw_desc(priv->pci_dev, &priv->ucode_init_data);
  1484. if (!priv->ucode_init.v_addr || !priv->ucode_init_data.v_addr)
  1485. goto err_pci_alloc;
  1486. }
  1487. /* Bootstrap (instructions only, no data) */
  1488. if (boot_size) {
  1489. priv->ucode_boot.len = boot_size;
  1490. iwl_alloc_fw_desc(priv->pci_dev, &priv->ucode_boot);
  1491. if (!priv->ucode_boot.v_addr)
  1492. goto err_pci_alloc;
  1493. }
  1494. /* Copy images into buffers for card's bus-master reads ... */
  1495. /* Runtime instructions (first block of data in file) */
  1496. src = &ucode->data[0];
  1497. len = priv->ucode_code.len;
  1498. IWL_DEBUG_INFO("Copying (but not loading) uCode instr len %Zd\n", len);
  1499. memcpy(priv->ucode_code.v_addr, src, len);
  1500. IWL_DEBUG_INFO("uCode instr buf vaddr = 0x%p, paddr = 0x%08x\n",
  1501. priv->ucode_code.v_addr, (u32)priv->ucode_code.p_addr);
  1502. /* Runtime data (2nd block)
  1503. * NOTE: Copy into backup buffer will be done in iwl_up() */
  1504. src = &ucode->data[inst_size];
  1505. len = priv->ucode_data.len;
  1506. IWL_DEBUG_INFO("Copying (but not loading) uCode data len %Zd\n", len);
  1507. memcpy(priv->ucode_data.v_addr, src, len);
  1508. memcpy(priv->ucode_data_backup.v_addr, src, len);
  1509. /* Initialization instructions (3rd block) */
  1510. if (init_size) {
  1511. src = &ucode->data[inst_size + data_size];
  1512. len = priv->ucode_init.len;
  1513. IWL_DEBUG_INFO("Copying (but not loading) init instr len %Zd\n",
  1514. len);
  1515. memcpy(priv->ucode_init.v_addr, src, len);
  1516. }
  1517. /* Initialization data (4th block) */
  1518. if (init_data_size) {
  1519. src = &ucode->data[inst_size + data_size + init_size];
  1520. len = priv->ucode_init_data.len;
  1521. IWL_DEBUG_INFO("Copying (but not loading) init data len %Zd\n",
  1522. len);
  1523. memcpy(priv->ucode_init_data.v_addr, src, len);
  1524. }
  1525. /* Bootstrap instructions (5th block) */
  1526. src = &ucode->data[inst_size + data_size + init_size + init_data_size];
  1527. len = priv->ucode_boot.len;
  1528. IWL_DEBUG_INFO("Copying (but not loading) boot instr len %Zd\n", len);
  1529. memcpy(priv->ucode_boot.v_addr, src, len);
  1530. /* We have our copies now, allow OS release its copies */
  1531. release_firmware(ucode_raw);
  1532. return 0;
  1533. err_pci_alloc:
  1534. IWL_ERROR("failed to allocate pci memory\n");
  1535. ret = -ENOMEM;
  1536. iwl_dealloc_ucode_pci(priv);
  1537. err_release:
  1538. release_firmware(ucode_raw);
  1539. error:
  1540. return ret;
  1541. }
  1542. /* temporary */
  1543. static int iwl_mac_beacon_update(struct ieee80211_hw *hw,
  1544. struct sk_buff *skb);
  1545. /**
  1546. * iwl_alive_start - called after REPLY_ALIVE notification received
  1547. * from protocol/runtime uCode (initialization uCode's
  1548. * Alive gets handled by iwl_init_alive_start()).
  1549. */
  1550. static void iwl_alive_start(struct iwl_priv *priv)
  1551. {
  1552. int ret = 0;
  1553. IWL_DEBUG_INFO("Runtime Alive received.\n");
  1554. if (priv->card_alive.is_valid != UCODE_VALID_OK) {
  1555. /* We had an error bringing up the hardware, so take it
  1556. * all the way back down so we can try again */
  1557. IWL_DEBUG_INFO("Alive failed.\n");
  1558. goto restart;
  1559. }
  1560. /* Initialize uCode has loaded Runtime uCode ... verify inst image.
  1561. * This is a paranoid check, because we would not have gotten the
  1562. * "runtime" alive if code weren't properly loaded. */
  1563. if (iwl_verify_ucode(priv)) {
  1564. /* Runtime instruction load was bad;
  1565. * take it all the way back down so we can try again */
  1566. IWL_DEBUG_INFO("Bad runtime uCode load.\n");
  1567. goto restart;
  1568. }
  1569. iwl_clear_stations_table(priv);
  1570. ret = priv->cfg->ops->lib->alive_notify(priv);
  1571. if (ret) {
  1572. IWL_WARNING("Could not complete ALIVE transition [ntf]: %d\n",
  1573. ret);
  1574. goto restart;
  1575. }
  1576. /* After the ALIVE response, we can send host commands to the uCode */
  1577. set_bit(STATUS_ALIVE, &priv->status);
  1578. if (iwl_is_rfkill(priv))
  1579. return;
  1580. ieee80211_wake_queues(priv->hw);
  1581. priv->active_rate = priv->rates_mask;
  1582. priv->active_rate_basic = priv->rates_mask & IWL_BASIC_RATES_MASK;
  1583. if (iwl_is_associated(priv)) {
  1584. struct iwl_rxon_cmd *active_rxon =
  1585. (struct iwl_rxon_cmd *)&priv->active_rxon;
  1586. memcpy(&priv->staging_rxon, &priv->active_rxon,
  1587. sizeof(priv->staging_rxon));
  1588. active_rxon->filter_flags &= ~RXON_FILTER_ASSOC_MSK;
  1589. } else {
  1590. /* Initialize our rx_config data */
  1591. iwl_connection_init_rx_config(priv, priv->iw_mode);
  1592. memcpy(priv->staging_rxon.node_addr, priv->mac_addr, ETH_ALEN);
  1593. }
  1594. /* Configure Bluetooth device coexistence support */
  1595. iwl_send_bt_config(priv);
  1596. iwl_reset_run_time_calib(priv);
  1597. /* Configure the adapter for unassociated operation */
  1598. iwl_commit_rxon(priv);
  1599. /* At this point, the NIC is initialized and operational */
  1600. iwl_rf_kill_ct_config(priv);
  1601. iwl_leds_register(priv);
  1602. IWL_DEBUG_INFO("ALIVE processing complete.\n");
  1603. set_bit(STATUS_READY, &priv->status);
  1604. wake_up_interruptible(&priv->wait_command_queue);
  1605. if (priv->error_recovering)
  1606. iwl_error_recovery(priv);
  1607. iwl_power_update_mode(priv, 1);
  1608. /* reassociate for ADHOC mode */
  1609. if (priv->vif && (priv->iw_mode == NL80211_IFTYPE_ADHOC)) {
  1610. struct sk_buff *beacon = ieee80211_beacon_get(priv->hw,
  1611. priv->vif);
  1612. if (beacon)
  1613. iwl_mac_beacon_update(priv->hw, beacon);
  1614. }
  1615. if (test_and_clear_bit(STATUS_MODE_PENDING, &priv->status))
  1616. iwl_set_mode(priv, priv->iw_mode);
  1617. return;
  1618. restart:
  1619. queue_work(priv->workqueue, &priv->restart);
  1620. }
  1621. static void iwl_cancel_deferred_work(struct iwl_priv *priv);
  1622. static void __iwl_down(struct iwl_priv *priv)
  1623. {
  1624. unsigned long flags;
  1625. int exit_pending = test_bit(STATUS_EXIT_PENDING, &priv->status);
  1626. IWL_DEBUG_INFO(DRV_NAME " is going down\n");
  1627. if (!exit_pending)
  1628. set_bit(STATUS_EXIT_PENDING, &priv->status);
  1629. iwl_leds_unregister(priv);
  1630. iwl_clear_stations_table(priv);
  1631. /* Unblock any waiting calls */
  1632. wake_up_interruptible_all(&priv->wait_command_queue);
  1633. /* Wipe out the EXIT_PENDING status bit if we are not actually
  1634. * exiting the module */
  1635. if (!exit_pending)
  1636. clear_bit(STATUS_EXIT_PENDING, &priv->status);
  1637. /* stop and reset the on-board processor */
  1638. iwl_write32(priv, CSR_RESET, CSR_RESET_REG_FLAG_NEVO_RESET);
  1639. /* tell the device to stop sending interrupts */
  1640. spin_lock_irqsave(&priv->lock, flags);
  1641. iwl_disable_interrupts(priv);
  1642. spin_unlock_irqrestore(&priv->lock, flags);
  1643. iwl_synchronize_irq(priv);
  1644. if (priv->mac80211_registered)
  1645. ieee80211_stop_queues(priv->hw);
  1646. /* If we have not previously called iwl_init() then
  1647. * clear all bits but the RF Kill and SUSPEND bits and return */
  1648. if (!iwl_is_init(priv)) {
  1649. priv->status = test_bit(STATUS_RF_KILL_HW, &priv->status) <<
  1650. STATUS_RF_KILL_HW |
  1651. test_bit(STATUS_RF_KILL_SW, &priv->status) <<
  1652. STATUS_RF_KILL_SW |
  1653. test_bit(STATUS_GEO_CONFIGURED, &priv->status) <<
  1654. STATUS_GEO_CONFIGURED |
  1655. test_bit(STATUS_IN_SUSPEND, &priv->status) <<
  1656. STATUS_IN_SUSPEND |
  1657. test_bit(STATUS_EXIT_PENDING, &priv->status) <<
  1658. STATUS_EXIT_PENDING;
  1659. goto exit;
  1660. }
  1661. /* ...otherwise clear out all the status bits but the RF Kill and
  1662. * SUSPEND bits and continue taking the NIC down. */
  1663. priv->status &= test_bit(STATUS_RF_KILL_HW, &priv->status) <<
  1664. STATUS_RF_KILL_HW |
  1665. test_bit(STATUS_RF_KILL_SW, &priv->status) <<
  1666. STATUS_RF_KILL_SW |
  1667. test_bit(STATUS_GEO_CONFIGURED, &priv->status) <<
  1668. STATUS_GEO_CONFIGURED |
  1669. test_bit(STATUS_IN_SUSPEND, &priv->status) <<
  1670. STATUS_IN_SUSPEND |
  1671. test_bit(STATUS_FW_ERROR, &priv->status) <<
  1672. STATUS_FW_ERROR |
  1673. test_bit(STATUS_EXIT_PENDING, &priv->status) <<
  1674. STATUS_EXIT_PENDING;
  1675. spin_lock_irqsave(&priv->lock, flags);
  1676. iwl_clear_bit(priv, CSR_GP_CNTRL,
  1677. CSR_GP_CNTRL_REG_FLAG_MAC_ACCESS_REQ);
  1678. spin_unlock_irqrestore(&priv->lock, flags);
  1679. iwl_txq_ctx_stop(priv);
  1680. iwl_rxq_stop(priv);
  1681. spin_lock_irqsave(&priv->lock, flags);
  1682. if (!iwl_grab_nic_access(priv)) {
  1683. iwl_write_prph(priv, APMG_CLK_DIS_REG,
  1684. APMG_CLK_VAL_DMA_CLK_RQT);
  1685. iwl_release_nic_access(priv);
  1686. }
  1687. spin_unlock_irqrestore(&priv->lock, flags);
  1688. udelay(5);
  1689. /* FIXME: apm_ops.suspend(priv) */
  1690. if (exit_pending || test_bit(STATUS_IN_SUSPEND, &priv->status))
  1691. priv->cfg->ops->lib->apm_ops.stop(priv);
  1692. else
  1693. priv->cfg->ops->lib->apm_ops.reset(priv);
  1694. exit:
  1695. memset(&priv->card_alive, 0, sizeof(struct iwl_alive_resp));
  1696. if (priv->ibss_beacon)
  1697. dev_kfree_skb(priv->ibss_beacon);
  1698. priv->ibss_beacon = NULL;
  1699. /* clear out any free frames */
  1700. iwl_clear_free_frames(priv);
  1701. }
  1702. static void iwl_down(struct iwl_priv *priv)
  1703. {
  1704. mutex_lock(&priv->mutex);
  1705. __iwl_down(priv);
  1706. mutex_unlock(&priv->mutex);
  1707. iwl_cancel_deferred_work(priv);
  1708. }
  1709. #define MAX_HW_RESTARTS 5
  1710. static int __iwl_up(struct iwl_priv *priv)
  1711. {
  1712. int i;
  1713. int ret;
  1714. if (test_bit(STATUS_EXIT_PENDING, &priv->status)) {
  1715. IWL_WARNING("Exit pending; will not bring the NIC up\n");
  1716. return -EIO;
  1717. }
  1718. if (!priv->ucode_data_backup.v_addr || !priv->ucode_data.v_addr) {
  1719. IWL_ERROR("ucode not available for device bringup\n");
  1720. return -EIO;
  1721. }
  1722. /* If platform's RF_KILL switch is NOT set to KILL */
  1723. if (iwl_read32(priv, CSR_GP_CNTRL) & CSR_GP_CNTRL_REG_FLAG_HW_RF_KILL_SW)
  1724. clear_bit(STATUS_RF_KILL_HW, &priv->status);
  1725. else
  1726. set_bit(STATUS_RF_KILL_HW, &priv->status);
  1727. if (iwl_is_rfkill(priv)) {
  1728. iwl_enable_interrupts(priv);
  1729. IWL_WARNING("Radio disabled by %s RF Kill switch\n",
  1730. test_bit(STATUS_RF_KILL_HW, &priv->status) ? "HW" : "SW");
  1731. return 0;
  1732. }
  1733. iwl_write32(priv, CSR_INT, 0xFFFFFFFF);
  1734. ret = iwl_hw_nic_init(priv);
  1735. if (ret) {
  1736. IWL_ERROR("Unable to init nic\n");
  1737. return ret;
  1738. }
  1739. /* make sure rfkill handshake bits are cleared */
  1740. iwl_write32(priv, CSR_UCODE_DRV_GP1_CLR, CSR_UCODE_SW_BIT_RFKILL);
  1741. iwl_write32(priv, CSR_UCODE_DRV_GP1_CLR,
  1742. CSR_UCODE_DRV_GP1_BIT_CMD_BLOCKED);
  1743. /* clear (again), then enable host interrupts */
  1744. iwl_write32(priv, CSR_INT, 0xFFFFFFFF);
  1745. iwl_enable_interrupts(priv);
  1746. /* really make sure rfkill handshake bits are cleared */
  1747. iwl_write32(priv, CSR_UCODE_DRV_GP1_CLR, CSR_UCODE_SW_BIT_RFKILL);
  1748. iwl_write32(priv, CSR_UCODE_DRV_GP1_CLR, CSR_UCODE_SW_BIT_RFKILL);
  1749. /* Copy original ucode data image from disk into backup cache.
  1750. * This will be used to initialize the on-board processor's
  1751. * data SRAM for a clean start when the runtime program first loads. */
  1752. memcpy(priv->ucode_data_backup.v_addr, priv->ucode_data.v_addr,
  1753. priv->ucode_data.len);
  1754. for (i = 0; i < MAX_HW_RESTARTS; i++) {
  1755. iwl_clear_stations_table(priv);
  1756. /* load bootstrap state machine,
  1757. * load bootstrap program into processor's memory,
  1758. * prepare to load the "initialize" uCode */
  1759. ret = priv->cfg->ops->lib->load_ucode(priv);
  1760. if (ret) {
  1761. IWL_ERROR("Unable to set up bootstrap uCode: %d\n", ret);
  1762. continue;
  1763. }
  1764. /* Clear out the uCode error bit if it is set */
  1765. clear_bit(STATUS_FW_ERROR, &priv->status);
  1766. /* start card; "initialize" will load runtime ucode */
  1767. iwl_nic_start(priv);
  1768. IWL_DEBUG_INFO(DRV_NAME " is coming up\n");
  1769. return 0;
  1770. }
  1771. set_bit(STATUS_EXIT_PENDING, &priv->status);
  1772. __iwl_down(priv);
  1773. clear_bit(STATUS_EXIT_PENDING, &priv->status);
  1774. /* tried to restart and config the device for as long as our
  1775. * patience could withstand */
  1776. IWL_ERROR("Unable to initialize device after %d attempts.\n", i);
  1777. return -EIO;
  1778. }
  1779. /*****************************************************************************
  1780. *
  1781. * Workqueue callbacks
  1782. *
  1783. *****************************************************************************/
  1784. static void iwl_bg_init_alive_start(struct work_struct *data)
  1785. {
  1786. struct iwl_priv *priv =
  1787. container_of(data, struct iwl_priv, init_alive_start.work);
  1788. if (test_bit(STATUS_EXIT_PENDING, &priv->status))
  1789. return;
  1790. mutex_lock(&priv->mutex);
  1791. priv->cfg->ops->lib->init_alive_start(priv);
  1792. mutex_unlock(&priv->mutex);
  1793. }
  1794. static void iwl_bg_alive_start(struct work_struct *data)
  1795. {
  1796. struct iwl_priv *priv =
  1797. container_of(data, struct iwl_priv, alive_start.work);
  1798. if (test_bit(STATUS_EXIT_PENDING, &priv->status))
  1799. return;
  1800. mutex_lock(&priv->mutex);
  1801. iwl_alive_start(priv);
  1802. mutex_unlock(&priv->mutex);
  1803. }
  1804. static void iwl_bg_rf_kill(struct work_struct *work)
  1805. {
  1806. struct iwl_priv *priv = container_of(work, struct iwl_priv, rf_kill);
  1807. wake_up_interruptible(&priv->wait_command_queue);
  1808. if (test_bit(STATUS_EXIT_PENDING, &priv->status))
  1809. return;
  1810. mutex_lock(&priv->mutex);
  1811. if (!iwl_is_rfkill(priv)) {
  1812. IWL_DEBUG(IWL_DL_RF_KILL,
  1813. "HW and/or SW RF Kill no longer active, restarting "
  1814. "device\n");
  1815. if (!test_bit(STATUS_EXIT_PENDING, &priv->status))
  1816. queue_work(priv->workqueue, &priv->restart);
  1817. } else {
  1818. /* make sure mac80211 stop sending Tx frame */
  1819. if (priv->mac80211_registered)
  1820. ieee80211_stop_queues(priv->hw);
  1821. if (!test_bit(STATUS_RF_KILL_HW, &priv->status))
  1822. IWL_DEBUG_RF_KILL("Can not turn radio back on - "
  1823. "disabled by SW switch\n");
  1824. else
  1825. IWL_WARNING("Radio Frequency Kill Switch is On:\n"
  1826. "Kill switch must be turned off for "
  1827. "wireless networking to work.\n");
  1828. }
  1829. mutex_unlock(&priv->mutex);
  1830. iwl_rfkill_set_hw_state(priv);
  1831. }
  1832. static void iwl_bg_run_time_calib_work(struct work_struct *work)
  1833. {
  1834. struct iwl_priv *priv = container_of(work, struct iwl_priv,
  1835. run_time_calib_work);
  1836. mutex_lock(&priv->mutex);
  1837. if (test_bit(STATUS_EXIT_PENDING, &priv->status) ||
  1838. test_bit(STATUS_SCANNING, &priv->status)) {
  1839. mutex_unlock(&priv->mutex);
  1840. return;
  1841. }
  1842. if (priv->start_calib) {
  1843. iwl_chain_noise_calibration(priv, &priv->statistics);
  1844. iwl_sensitivity_calibration(priv, &priv->statistics);
  1845. }
  1846. mutex_unlock(&priv->mutex);
  1847. return;
  1848. }
  1849. static void iwl_bg_up(struct work_struct *data)
  1850. {
  1851. struct iwl_priv *priv = container_of(data, struct iwl_priv, up);
  1852. if (test_bit(STATUS_EXIT_PENDING, &priv->status))
  1853. return;
  1854. mutex_lock(&priv->mutex);
  1855. __iwl_up(priv);
  1856. mutex_unlock(&priv->mutex);
  1857. iwl_rfkill_set_hw_state(priv);
  1858. }
  1859. static void iwl_bg_restart(struct work_struct *data)
  1860. {
  1861. struct iwl_priv *priv = container_of(data, struct iwl_priv, restart);
  1862. if (test_bit(STATUS_EXIT_PENDING, &priv->status))
  1863. return;
  1864. iwl_down(priv);
  1865. queue_work(priv->workqueue, &priv->up);
  1866. }
  1867. static void iwl_bg_rx_replenish(struct work_struct *data)
  1868. {
  1869. struct iwl_priv *priv =
  1870. container_of(data, struct iwl_priv, rx_replenish);
  1871. if (test_bit(STATUS_EXIT_PENDING, &priv->status))
  1872. return;
  1873. mutex_lock(&priv->mutex);
  1874. iwl_rx_replenish(priv);
  1875. mutex_unlock(&priv->mutex);
  1876. }
  1877. #define IWL_DELAY_NEXT_SCAN (HZ*2)
  1878. static void iwl_post_associate(struct iwl_priv *priv)
  1879. {
  1880. struct ieee80211_conf *conf = NULL;
  1881. int ret = 0;
  1882. unsigned long flags;
  1883. if (priv->iw_mode == NL80211_IFTYPE_AP) {
  1884. IWL_ERROR("%s Should not be called in AP mode\n", __func__);
  1885. return;
  1886. }
  1887. IWL_DEBUG_ASSOC("Associated as %d to: %pM\n",
  1888. priv->assoc_id, priv->active_rxon.bssid_addr);
  1889. if (test_bit(STATUS_EXIT_PENDING, &priv->status))
  1890. return;
  1891. if (!priv->vif || !priv->is_open)
  1892. return;
  1893. iwl_power_cancel_timeout(priv);
  1894. iwl_scan_cancel_timeout(priv, 200);
  1895. conf = ieee80211_get_hw_conf(priv->hw);
  1896. priv->staging_rxon.filter_flags &= ~RXON_FILTER_ASSOC_MSK;
  1897. iwl_commit_rxon(priv);
  1898. iwl_setup_rxon_timing(priv);
  1899. ret = iwl_send_cmd_pdu(priv, REPLY_RXON_TIMING,
  1900. sizeof(priv->rxon_timing), &priv->rxon_timing);
  1901. if (ret)
  1902. IWL_WARNING("REPLY_RXON_TIMING failed - "
  1903. "Attempting to continue.\n");
  1904. priv->staging_rxon.filter_flags |= RXON_FILTER_ASSOC_MSK;
  1905. iwl_set_rxon_ht(priv, &priv->current_ht_config);
  1906. iwl_set_rxon_chain(priv);
  1907. priv->staging_rxon.assoc_id = cpu_to_le16(priv->assoc_id);
  1908. IWL_DEBUG_ASSOC("assoc id %d beacon interval %d\n",
  1909. priv->assoc_id, priv->beacon_int);
  1910. if (priv->assoc_capability & WLAN_CAPABILITY_SHORT_PREAMBLE)
  1911. priv->staging_rxon.flags |= RXON_FLG_SHORT_PREAMBLE_MSK;
  1912. else
  1913. priv->staging_rxon.flags &= ~RXON_FLG_SHORT_PREAMBLE_MSK;
  1914. if (priv->staging_rxon.flags & RXON_FLG_BAND_24G_MSK) {
  1915. if (priv->assoc_capability & WLAN_CAPABILITY_SHORT_SLOT_TIME)
  1916. priv->staging_rxon.flags |= RXON_FLG_SHORT_SLOT_MSK;
  1917. else
  1918. priv->staging_rxon.flags &= ~RXON_FLG_SHORT_SLOT_MSK;
  1919. if (priv->iw_mode == NL80211_IFTYPE_ADHOC)
  1920. priv->staging_rxon.flags &= ~RXON_FLG_SHORT_SLOT_MSK;
  1921. }
  1922. iwl_commit_rxon(priv);
  1923. switch (priv->iw_mode) {
  1924. case NL80211_IFTYPE_STATION:
  1925. break;
  1926. case NL80211_IFTYPE_ADHOC:
  1927. /* assume default assoc id */
  1928. priv->assoc_id = 1;
  1929. iwl_rxon_add_station(priv, priv->bssid, 0);
  1930. iwl_send_beacon_cmd(priv);
  1931. break;
  1932. default:
  1933. IWL_ERROR("%s Should not be called in %d mode\n",
  1934. __func__, priv->iw_mode);
  1935. break;
  1936. }
  1937. if (priv->iw_mode == NL80211_IFTYPE_ADHOC)
  1938. priv->assoc_station_added = 1;
  1939. spin_lock_irqsave(&priv->lock, flags);
  1940. iwl_activate_qos(priv, 0);
  1941. spin_unlock_irqrestore(&priv->lock, flags);
  1942. /* the chain noise calibration will enabled PM upon completion
  1943. * If chain noise has already been run, then we need to enable
  1944. * power management here */
  1945. if (priv->chain_noise_data.state == IWL_CHAIN_NOISE_DONE)
  1946. iwl_power_enable_management(priv);
  1947. /* Enable Rx differential gain and sensitivity calibrations */
  1948. iwl_chain_noise_reset(priv);
  1949. priv->start_calib = 1;
  1950. }
  1951. /*****************************************************************************
  1952. *
  1953. * mac80211 entry point functions
  1954. *
  1955. *****************************************************************************/
  1956. #define UCODE_READY_TIMEOUT (4 * HZ)
  1957. static int iwl_mac_start(struct ieee80211_hw *hw)
  1958. {
  1959. struct iwl_priv *priv = hw->priv;
  1960. int ret;
  1961. u16 pci_cmd;
  1962. IWL_DEBUG_MAC80211("enter\n");
  1963. if (pci_enable_device(priv->pci_dev)) {
  1964. IWL_ERROR("Fail to pci_enable_device\n");
  1965. return -ENODEV;
  1966. }
  1967. pci_restore_state(priv->pci_dev);
  1968. pci_enable_msi(priv->pci_dev);
  1969. /* enable interrupts if needed: hw bug w/a */
  1970. pci_read_config_word(priv->pci_dev, PCI_COMMAND, &pci_cmd);
  1971. if (pci_cmd & PCI_COMMAND_INTX_DISABLE) {
  1972. pci_cmd &= ~PCI_COMMAND_INTX_DISABLE;
  1973. pci_write_config_word(priv->pci_dev, PCI_COMMAND, pci_cmd);
  1974. }
  1975. ret = request_irq(priv->pci_dev->irq, iwl_isr, IRQF_SHARED,
  1976. DRV_NAME, priv);
  1977. if (ret) {
  1978. IWL_ERROR("Error allocating IRQ %d\n", priv->pci_dev->irq);
  1979. goto out_disable_msi;
  1980. }
  1981. /* we should be verifying the device is ready to be opened */
  1982. mutex_lock(&priv->mutex);
  1983. memset(&priv->staging_rxon, 0, sizeof(struct iwl_rxon_cmd));
  1984. /* fetch ucode file from disk, alloc and copy to bus-master buffers ...
  1985. * ucode filename and max sizes are card-specific. */
  1986. if (!priv->ucode_code.len) {
  1987. ret = iwl_read_ucode(priv);
  1988. if (ret) {
  1989. IWL_ERROR("Could not read microcode: %d\n", ret);
  1990. mutex_unlock(&priv->mutex);
  1991. goto out_release_irq;
  1992. }
  1993. }
  1994. ret = __iwl_up(priv);
  1995. mutex_unlock(&priv->mutex);
  1996. iwl_rfkill_set_hw_state(priv);
  1997. if (ret)
  1998. goto out_release_irq;
  1999. if (iwl_is_rfkill(priv))
  2000. goto out;
  2001. IWL_DEBUG_INFO("Start UP work done.\n");
  2002. if (test_bit(STATUS_IN_SUSPEND, &priv->status))
  2003. return 0;
  2004. /* Wait for START_ALIVE from Run Time ucode. Otherwise callbacks from
  2005. * mac80211 will not be run successfully. */
  2006. ret = wait_event_interruptible_timeout(priv->wait_command_queue,
  2007. test_bit(STATUS_READY, &priv->status),
  2008. UCODE_READY_TIMEOUT);
  2009. if (!ret) {
  2010. if (!test_bit(STATUS_READY, &priv->status)) {
  2011. IWL_ERROR("START_ALIVE timeout after %dms.\n",
  2012. jiffies_to_msecs(UCODE_READY_TIMEOUT));
  2013. ret = -ETIMEDOUT;
  2014. goto out_release_irq;
  2015. }
  2016. }
  2017. out:
  2018. priv->is_open = 1;
  2019. IWL_DEBUG_MAC80211("leave\n");
  2020. return 0;
  2021. out_release_irq:
  2022. free_irq(priv->pci_dev->irq, priv);
  2023. out_disable_msi:
  2024. pci_disable_msi(priv->pci_dev);
  2025. pci_disable_device(priv->pci_dev);
  2026. priv->is_open = 0;
  2027. IWL_DEBUG_MAC80211("leave - failed\n");
  2028. return ret;
  2029. }
  2030. static void iwl_mac_stop(struct ieee80211_hw *hw)
  2031. {
  2032. struct iwl_priv *priv = hw->priv;
  2033. IWL_DEBUG_MAC80211("enter\n");
  2034. if (!priv->is_open) {
  2035. IWL_DEBUG_MAC80211("leave - skip\n");
  2036. return;
  2037. }
  2038. priv->is_open = 0;
  2039. if (iwl_is_ready_rf(priv)) {
  2040. /* stop mac, cancel any scan request and clear
  2041. * RXON_FILTER_ASSOC_MSK BIT
  2042. */
  2043. mutex_lock(&priv->mutex);
  2044. iwl_scan_cancel_timeout(priv, 100);
  2045. mutex_unlock(&priv->mutex);
  2046. }
  2047. iwl_down(priv);
  2048. flush_workqueue(priv->workqueue);
  2049. free_irq(priv->pci_dev->irq, priv);
  2050. pci_disable_msi(priv->pci_dev);
  2051. pci_save_state(priv->pci_dev);
  2052. pci_disable_device(priv->pci_dev);
  2053. IWL_DEBUG_MAC80211("leave\n");
  2054. }
  2055. static int iwl_mac_tx(struct ieee80211_hw *hw, struct sk_buff *skb)
  2056. {
  2057. struct iwl_priv *priv = hw->priv;
  2058. IWL_DEBUG_MACDUMP("enter\n");
  2059. IWL_DEBUG_TX("dev->xmit(%d bytes) at rate 0x%02x\n", skb->len,
  2060. ieee80211_get_tx_rate(hw, IEEE80211_SKB_CB(skb))->bitrate);
  2061. if (iwl_tx_skb(priv, skb))
  2062. dev_kfree_skb_any(skb);
  2063. IWL_DEBUG_MACDUMP("leave\n");
  2064. return 0;
  2065. }
  2066. static int iwl_mac_add_interface(struct ieee80211_hw *hw,
  2067. struct ieee80211_if_init_conf *conf)
  2068. {
  2069. struct iwl_priv *priv = hw->priv;
  2070. unsigned long flags;
  2071. IWL_DEBUG_MAC80211("enter: type %d\n", conf->type);
  2072. if (priv->vif) {
  2073. IWL_DEBUG_MAC80211("leave - vif != NULL\n");
  2074. return -EOPNOTSUPP;
  2075. }
  2076. spin_lock_irqsave(&priv->lock, flags);
  2077. priv->vif = conf->vif;
  2078. priv->iw_mode = conf->type;
  2079. spin_unlock_irqrestore(&priv->lock, flags);
  2080. mutex_lock(&priv->mutex);
  2081. if (conf->mac_addr) {
  2082. IWL_DEBUG_MAC80211("Set %pM\n", conf->mac_addr);
  2083. memcpy(priv->mac_addr, conf->mac_addr, ETH_ALEN);
  2084. }
  2085. if (iwl_set_mode(priv, conf->type) == -EAGAIN)
  2086. /* we are not ready, will run again when ready */
  2087. set_bit(STATUS_MODE_PENDING, &priv->status);
  2088. mutex_unlock(&priv->mutex);
  2089. IWL_DEBUG_MAC80211("leave\n");
  2090. return 0;
  2091. }
  2092. /**
  2093. * iwl_mac_config - mac80211 config callback
  2094. *
  2095. * We ignore conf->flags & IEEE80211_CONF_SHORT_SLOT_TIME since it seems to
  2096. * be set inappropriately and the driver currently sets the hardware up to
  2097. * use it whenever needed.
  2098. */
  2099. static int iwl_mac_config(struct ieee80211_hw *hw, u32 changed)
  2100. {
  2101. struct iwl_priv *priv = hw->priv;
  2102. const struct iwl_channel_info *ch_info;
  2103. struct ieee80211_conf *conf = &hw->conf;
  2104. unsigned long flags;
  2105. int ret = 0;
  2106. u16 channel;
  2107. mutex_lock(&priv->mutex);
  2108. IWL_DEBUG_MAC80211("enter to channel %d\n", conf->channel->hw_value);
  2109. priv->current_ht_config.is_ht = conf->ht.enabled;
  2110. if (conf->radio_enabled && iwl_radio_kill_sw_enable_radio(priv)) {
  2111. IWL_DEBUG_MAC80211("leave - RF-KILL - waiting for uCode\n");
  2112. goto out;
  2113. }
  2114. if (!conf->radio_enabled)
  2115. iwl_radio_kill_sw_disable_radio(priv);
  2116. if (!iwl_is_ready(priv)) {
  2117. IWL_DEBUG_MAC80211("leave - not ready\n");
  2118. ret = -EIO;
  2119. goto out;
  2120. }
  2121. if (unlikely(!priv->cfg->mod_params->disable_hw_scan &&
  2122. test_bit(STATUS_SCANNING, &priv->status))) {
  2123. IWL_DEBUG_MAC80211("leave - scanning\n");
  2124. mutex_unlock(&priv->mutex);
  2125. return 0;
  2126. }
  2127. channel = ieee80211_frequency_to_channel(conf->channel->center_freq);
  2128. ch_info = iwl_get_channel_info(priv, conf->channel->band, channel);
  2129. if (!is_channel_valid(ch_info)) {
  2130. IWL_DEBUG_MAC80211("leave - invalid channel\n");
  2131. ret = -EINVAL;
  2132. goto out;
  2133. }
  2134. if (priv->iw_mode == NL80211_IFTYPE_ADHOC &&
  2135. !is_channel_ibss(ch_info)) {
  2136. IWL_ERROR("channel %d in band %d not IBSS channel\n",
  2137. conf->channel->hw_value, conf->channel->band);
  2138. ret = -EINVAL;
  2139. goto out;
  2140. }
  2141. spin_lock_irqsave(&priv->lock, flags);
  2142. /* if we are switching from ht to 2.4 clear flags
  2143. * from any ht related info since 2.4 does not
  2144. * support ht */
  2145. if ((le16_to_cpu(priv->staging_rxon.channel) != channel)
  2146. #ifdef IEEE80211_CONF_CHANNEL_SWITCH
  2147. && !(conf->flags & IEEE80211_CONF_CHANNEL_SWITCH)
  2148. #endif
  2149. )
  2150. priv->staging_rxon.flags = 0;
  2151. iwl_set_rxon_channel(priv, conf->channel);
  2152. iwl_set_flags_for_band(priv, conf->channel->band);
  2153. /* The list of supported rates and rate mask can be different
  2154. * for each band; since the band may have changed, reset
  2155. * the rate mask to what mac80211 lists */
  2156. iwl_set_rate(priv);
  2157. spin_unlock_irqrestore(&priv->lock, flags);
  2158. #ifdef IEEE80211_CONF_CHANNEL_SWITCH
  2159. if (conf->flags & IEEE80211_CONF_CHANNEL_SWITCH) {
  2160. iwl_hw_channel_switch(priv, conf->channel);
  2161. goto out;
  2162. }
  2163. #endif
  2164. if (!conf->radio_enabled) {
  2165. IWL_DEBUG_MAC80211("leave - radio disabled\n");
  2166. goto out;
  2167. }
  2168. if (iwl_is_rfkill(priv)) {
  2169. IWL_DEBUG_MAC80211("leave - RF kill\n");
  2170. ret = -EIO;
  2171. goto out;
  2172. }
  2173. if (conf->flags & IEEE80211_CONF_PS)
  2174. ret = iwl_power_set_user_mode(priv, IWL_POWER_INDEX_3);
  2175. else
  2176. ret = iwl_power_set_user_mode(priv, IWL_POWER_MODE_CAM);
  2177. if (ret)
  2178. IWL_DEBUG_MAC80211("Error setting power level\n");
  2179. IWL_DEBUG_MAC80211("TX Power old=%d new=%d\n",
  2180. priv->tx_power_user_lmt, conf->power_level);
  2181. iwl_set_tx_power(priv, conf->power_level, false);
  2182. iwl_set_rate(priv);
  2183. if (memcmp(&priv->active_rxon,
  2184. &priv->staging_rxon, sizeof(priv->staging_rxon)))
  2185. iwl_commit_rxon(priv);
  2186. else
  2187. IWL_DEBUG_INFO("No re-sending same RXON configuration.\n");
  2188. IWL_DEBUG_MAC80211("leave\n");
  2189. out:
  2190. mutex_unlock(&priv->mutex);
  2191. return ret;
  2192. }
  2193. static void iwl_config_ap(struct iwl_priv *priv)
  2194. {
  2195. int ret = 0;
  2196. unsigned long flags;
  2197. if (test_bit(STATUS_EXIT_PENDING, &priv->status))
  2198. return;
  2199. /* The following should be done only at AP bring up */
  2200. if (!iwl_is_associated(priv)) {
  2201. /* RXON - unassoc (to set timing command) */
  2202. priv->staging_rxon.filter_flags &= ~RXON_FILTER_ASSOC_MSK;
  2203. iwl_commit_rxon(priv);
  2204. /* RXON Timing */
  2205. iwl_setup_rxon_timing(priv);
  2206. ret = iwl_send_cmd_pdu(priv, REPLY_RXON_TIMING,
  2207. sizeof(priv->rxon_timing), &priv->rxon_timing);
  2208. if (ret)
  2209. IWL_WARNING("REPLY_RXON_TIMING failed - "
  2210. "Attempting to continue.\n");
  2211. iwl_set_rxon_chain(priv);
  2212. /* FIXME: what should be the assoc_id for AP? */
  2213. priv->staging_rxon.assoc_id = cpu_to_le16(priv->assoc_id);
  2214. if (priv->assoc_capability & WLAN_CAPABILITY_SHORT_PREAMBLE)
  2215. priv->staging_rxon.flags |=
  2216. RXON_FLG_SHORT_PREAMBLE_MSK;
  2217. else
  2218. priv->staging_rxon.flags &=
  2219. ~RXON_FLG_SHORT_PREAMBLE_MSK;
  2220. if (priv->staging_rxon.flags & RXON_FLG_BAND_24G_MSK) {
  2221. if (priv->assoc_capability &
  2222. WLAN_CAPABILITY_SHORT_SLOT_TIME)
  2223. priv->staging_rxon.flags |=
  2224. RXON_FLG_SHORT_SLOT_MSK;
  2225. else
  2226. priv->staging_rxon.flags &=
  2227. ~RXON_FLG_SHORT_SLOT_MSK;
  2228. if (priv->iw_mode == NL80211_IFTYPE_ADHOC)
  2229. priv->staging_rxon.flags &=
  2230. ~RXON_FLG_SHORT_SLOT_MSK;
  2231. }
  2232. /* restore RXON assoc */
  2233. priv->staging_rxon.filter_flags |= RXON_FILTER_ASSOC_MSK;
  2234. iwl_commit_rxon(priv);
  2235. spin_lock_irqsave(&priv->lock, flags);
  2236. iwl_activate_qos(priv, 1);
  2237. spin_unlock_irqrestore(&priv->lock, flags);
  2238. iwl_rxon_add_station(priv, iwl_bcast_addr, 0);
  2239. }
  2240. iwl_send_beacon_cmd(priv);
  2241. /* FIXME - we need to add code here to detect a totally new
  2242. * configuration, reset the AP, unassoc, rxon timing, assoc,
  2243. * clear sta table, add BCAST sta... */
  2244. }
  2245. static int iwl_mac_config_interface(struct ieee80211_hw *hw,
  2246. struct ieee80211_vif *vif,
  2247. struct ieee80211_if_conf *conf)
  2248. {
  2249. struct iwl_priv *priv = hw->priv;
  2250. int rc;
  2251. if (conf == NULL)
  2252. return -EIO;
  2253. if (priv->vif != vif) {
  2254. IWL_DEBUG_MAC80211("leave - priv->vif != vif\n");
  2255. return 0;
  2256. }
  2257. if (priv->iw_mode == NL80211_IFTYPE_ADHOC &&
  2258. conf->changed & IEEE80211_IFCC_BEACON) {
  2259. struct sk_buff *beacon = ieee80211_beacon_get(hw, vif);
  2260. if (!beacon)
  2261. return -ENOMEM;
  2262. mutex_lock(&priv->mutex);
  2263. rc = iwl_mac_beacon_update(hw, beacon);
  2264. mutex_unlock(&priv->mutex);
  2265. if (rc)
  2266. return rc;
  2267. }
  2268. if (!iwl_is_alive(priv))
  2269. return -EAGAIN;
  2270. mutex_lock(&priv->mutex);
  2271. if (conf->bssid)
  2272. IWL_DEBUG_MAC80211("bssid: %pM\n", conf->bssid);
  2273. /*
  2274. * very dubious code was here; the probe filtering flag is never set:
  2275. *
  2276. if (unlikely(test_bit(STATUS_SCANNING, &priv->status)) &&
  2277. !(priv->hw->flags & IEEE80211_HW_NO_PROBE_FILTERING)) {
  2278. */
  2279. if (priv->iw_mode == NL80211_IFTYPE_AP) {
  2280. if (!conf->bssid) {
  2281. conf->bssid = priv->mac_addr;
  2282. memcpy(priv->bssid, priv->mac_addr, ETH_ALEN);
  2283. IWL_DEBUG_MAC80211("bssid was set to: %pM\n",
  2284. conf->bssid);
  2285. }
  2286. if (priv->ibss_beacon)
  2287. dev_kfree_skb(priv->ibss_beacon);
  2288. priv->ibss_beacon = ieee80211_beacon_get(hw, vif);
  2289. }
  2290. if (iwl_is_rfkill(priv))
  2291. goto done;
  2292. if (conf->bssid && !is_zero_ether_addr(conf->bssid) &&
  2293. !is_multicast_ether_addr(conf->bssid)) {
  2294. /* If there is currently a HW scan going on in the background
  2295. * then we need to cancel it else the RXON below will fail. */
  2296. if (iwl_scan_cancel_timeout(priv, 100)) {
  2297. IWL_WARNING("Aborted scan still in progress "
  2298. "after 100ms\n");
  2299. IWL_DEBUG_MAC80211("leaving - scan abort failed.\n");
  2300. mutex_unlock(&priv->mutex);
  2301. return -EAGAIN;
  2302. }
  2303. memcpy(priv->staging_rxon.bssid_addr, conf->bssid, ETH_ALEN);
  2304. /* TODO: Audit driver for usage of these members and see
  2305. * if mac80211 deprecates them (priv->bssid looks like it
  2306. * shouldn't be there, but I haven't scanned the IBSS code
  2307. * to verify) - jpk */
  2308. memcpy(priv->bssid, conf->bssid, ETH_ALEN);
  2309. if (priv->iw_mode == NL80211_IFTYPE_AP)
  2310. iwl_config_ap(priv);
  2311. else {
  2312. rc = iwl_commit_rxon(priv);
  2313. if ((priv->iw_mode == NL80211_IFTYPE_STATION) && rc)
  2314. iwl_rxon_add_station(
  2315. priv, priv->active_rxon.bssid_addr, 1);
  2316. }
  2317. } else {
  2318. iwl_scan_cancel_timeout(priv, 100);
  2319. priv->staging_rxon.filter_flags &= ~RXON_FILTER_ASSOC_MSK;
  2320. iwl_commit_rxon(priv);
  2321. }
  2322. done:
  2323. IWL_DEBUG_MAC80211("leave\n");
  2324. mutex_unlock(&priv->mutex);
  2325. return 0;
  2326. }
  2327. static void iwl_configure_filter(struct ieee80211_hw *hw,
  2328. unsigned int changed_flags,
  2329. unsigned int *total_flags,
  2330. int mc_count, struct dev_addr_list *mc_list)
  2331. {
  2332. struct iwl_priv *priv = hw->priv;
  2333. __le32 *filter_flags = &priv->staging_rxon.filter_flags;
  2334. IWL_DEBUG_MAC80211("Enter: changed: 0x%x, total: 0x%x\n",
  2335. changed_flags, *total_flags);
  2336. if (changed_flags & (FIF_OTHER_BSS | FIF_PROMISC_IN_BSS)) {
  2337. if (*total_flags & (FIF_OTHER_BSS | FIF_PROMISC_IN_BSS))
  2338. *filter_flags |= RXON_FILTER_PROMISC_MSK;
  2339. else
  2340. *filter_flags &= ~RXON_FILTER_PROMISC_MSK;
  2341. }
  2342. if (changed_flags & FIF_ALLMULTI) {
  2343. if (*total_flags & FIF_ALLMULTI)
  2344. *filter_flags |= RXON_FILTER_ACCEPT_GRP_MSK;
  2345. else
  2346. *filter_flags &= ~RXON_FILTER_ACCEPT_GRP_MSK;
  2347. }
  2348. if (changed_flags & FIF_CONTROL) {
  2349. if (*total_flags & FIF_CONTROL)
  2350. *filter_flags |= RXON_FILTER_CTL2HOST_MSK;
  2351. else
  2352. *filter_flags &= ~RXON_FILTER_CTL2HOST_MSK;
  2353. }
  2354. if (changed_flags & FIF_BCN_PRBRESP_PROMISC) {
  2355. if (*total_flags & FIF_BCN_PRBRESP_PROMISC)
  2356. *filter_flags |= RXON_FILTER_BCON_AWARE_MSK;
  2357. else
  2358. *filter_flags &= ~RXON_FILTER_BCON_AWARE_MSK;
  2359. }
  2360. /* We avoid iwl_commit_rxon here to commit the new filter flags
  2361. * since mac80211 will call ieee80211_hw_config immediately.
  2362. * (mc_list is not supported at this time). Otherwise, we need to
  2363. * queue a background iwl_commit_rxon work.
  2364. */
  2365. *total_flags &= FIF_OTHER_BSS | FIF_ALLMULTI | FIF_PROMISC_IN_BSS |
  2366. FIF_BCN_PRBRESP_PROMISC | FIF_CONTROL;
  2367. }
  2368. static void iwl_mac_remove_interface(struct ieee80211_hw *hw,
  2369. struct ieee80211_if_init_conf *conf)
  2370. {
  2371. struct iwl_priv *priv = hw->priv;
  2372. IWL_DEBUG_MAC80211("enter\n");
  2373. mutex_lock(&priv->mutex);
  2374. if (iwl_is_ready_rf(priv)) {
  2375. iwl_scan_cancel_timeout(priv, 100);
  2376. priv->staging_rxon.filter_flags &= ~RXON_FILTER_ASSOC_MSK;
  2377. iwl_commit_rxon(priv);
  2378. }
  2379. if (priv->vif == conf->vif) {
  2380. priv->vif = NULL;
  2381. memset(priv->bssid, 0, ETH_ALEN);
  2382. }
  2383. mutex_unlock(&priv->mutex);
  2384. IWL_DEBUG_MAC80211("leave\n");
  2385. }
  2386. #define IWL_DELAY_NEXT_SCAN_AFTER_ASSOC (HZ*6)
  2387. static void iwl_bss_info_changed(struct ieee80211_hw *hw,
  2388. struct ieee80211_vif *vif,
  2389. struct ieee80211_bss_conf *bss_conf,
  2390. u32 changes)
  2391. {
  2392. struct iwl_priv *priv = hw->priv;
  2393. IWL_DEBUG_MAC80211("changes = 0x%X\n", changes);
  2394. if (changes & BSS_CHANGED_ERP_PREAMBLE) {
  2395. IWL_DEBUG_MAC80211("ERP_PREAMBLE %d\n",
  2396. bss_conf->use_short_preamble);
  2397. if (bss_conf->use_short_preamble)
  2398. priv->staging_rxon.flags |= RXON_FLG_SHORT_PREAMBLE_MSK;
  2399. else
  2400. priv->staging_rxon.flags &= ~RXON_FLG_SHORT_PREAMBLE_MSK;
  2401. }
  2402. if (changes & BSS_CHANGED_ERP_CTS_PROT) {
  2403. IWL_DEBUG_MAC80211("ERP_CTS %d\n", bss_conf->use_cts_prot);
  2404. if (bss_conf->use_cts_prot && (priv->band != IEEE80211_BAND_5GHZ))
  2405. priv->staging_rxon.flags |= RXON_FLG_TGG_PROTECT_MSK;
  2406. else
  2407. priv->staging_rxon.flags &= ~RXON_FLG_TGG_PROTECT_MSK;
  2408. }
  2409. if (changes & BSS_CHANGED_HT) {
  2410. iwl_ht_conf(priv, bss_conf);
  2411. iwl_set_rxon_chain(priv);
  2412. }
  2413. if (changes & BSS_CHANGED_ASSOC) {
  2414. IWL_DEBUG_MAC80211("ASSOC %d\n", bss_conf->assoc);
  2415. /* This should never happen as this function should
  2416. * never be called from interrupt context. */
  2417. if (WARN_ON_ONCE(in_interrupt()))
  2418. return;
  2419. if (bss_conf->assoc) {
  2420. priv->assoc_id = bss_conf->aid;
  2421. priv->beacon_int = bss_conf->beacon_int;
  2422. priv->power_data.dtim_period = bss_conf->dtim_period;
  2423. priv->timestamp = bss_conf->timestamp;
  2424. priv->assoc_capability = bss_conf->assoc_capability;
  2425. /* we have just associated, don't start scan too early
  2426. * leave time for EAPOL exchange to complete
  2427. */
  2428. priv->next_scan_jiffies = jiffies +
  2429. IWL_DELAY_NEXT_SCAN_AFTER_ASSOC;
  2430. mutex_lock(&priv->mutex);
  2431. iwl_post_associate(priv);
  2432. mutex_unlock(&priv->mutex);
  2433. } else {
  2434. priv->assoc_id = 0;
  2435. IWL_DEBUG_MAC80211("DISASSOC %d\n", bss_conf->assoc);
  2436. }
  2437. } else if (changes && iwl_is_associated(priv) && priv->assoc_id) {
  2438. IWL_DEBUG_MAC80211("Associated Changes %d\n", changes);
  2439. iwl_send_rxon_assoc(priv);
  2440. }
  2441. }
  2442. static int iwl_mac_hw_scan(struct ieee80211_hw *hw, u8 *ssid, size_t ssid_len)
  2443. {
  2444. unsigned long flags;
  2445. struct iwl_priv *priv = hw->priv;
  2446. int ret;
  2447. IWL_DEBUG_MAC80211("enter\n");
  2448. mutex_lock(&priv->mutex);
  2449. spin_lock_irqsave(&priv->lock, flags);
  2450. if (!iwl_is_ready_rf(priv)) {
  2451. ret = -EIO;
  2452. IWL_DEBUG_MAC80211("leave - not ready or exit pending\n");
  2453. goto out_unlock;
  2454. }
  2455. if (priv->iw_mode == NL80211_IFTYPE_AP) { /* APs don't scan */
  2456. ret = -EIO;
  2457. IWL_ERROR("ERROR: APs don't scan\n");
  2458. goto out_unlock;
  2459. }
  2460. /* We don't schedule scan within next_scan_jiffies period.
  2461. * Avoid scanning during possible EAPOL exchange, return
  2462. * success immediately.
  2463. */
  2464. if (priv->next_scan_jiffies &&
  2465. time_after(priv->next_scan_jiffies, jiffies)) {
  2466. IWL_DEBUG_SCAN("scan rejected: within next scan period\n");
  2467. queue_work(priv->workqueue, &priv->scan_completed);
  2468. ret = 0;
  2469. goto out_unlock;
  2470. }
  2471. /* if we just finished scan ask for delay */
  2472. if (iwl_is_associated(priv) && priv->last_scan_jiffies &&
  2473. time_after(priv->last_scan_jiffies + IWL_DELAY_NEXT_SCAN, jiffies)) {
  2474. IWL_DEBUG_SCAN("scan rejected: within previous scan period\n");
  2475. queue_work(priv->workqueue, &priv->scan_completed);
  2476. ret = 0;
  2477. goto out_unlock;
  2478. }
  2479. if (ssid_len) {
  2480. priv->one_direct_scan = 1;
  2481. priv->direct_ssid_len = min_t(u8, ssid_len, IW_ESSID_MAX_SIZE);
  2482. memcpy(priv->direct_ssid, ssid, priv->direct_ssid_len);
  2483. } else {
  2484. priv->one_direct_scan = 0;
  2485. }
  2486. ret = iwl_scan_initiate(priv);
  2487. IWL_DEBUG_MAC80211("leave\n");
  2488. out_unlock:
  2489. spin_unlock_irqrestore(&priv->lock, flags);
  2490. mutex_unlock(&priv->mutex);
  2491. return ret;
  2492. }
  2493. static void iwl_mac_update_tkip_key(struct ieee80211_hw *hw,
  2494. struct ieee80211_key_conf *keyconf, const u8 *addr,
  2495. u32 iv32, u16 *phase1key)
  2496. {
  2497. struct iwl_priv *priv = hw->priv;
  2498. IWL_DEBUG_MAC80211("enter\n");
  2499. iwl_update_tkip_key(priv, keyconf, addr, iv32, phase1key);
  2500. IWL_DEBUG_MAC80211("leave\n");
  2501. }
  2502. static int iwl_mac_set_key(struct ieee80211_hw *hw, enum set_key_cmd cmd,
  2503. const u8 *local_addr, const u8 *addr,
  2504. struct ieee80211_key_conf *key)
  2505. {
  2506. struct iwl_priv *priv = hw->priv;
  2507. int ret = 0;
  2508. u8 sta_id = IWL_INVALID_STATION;
  2509. u8 is_default_wep_key = 0;
  2510. IWL_DEBUG_MAC80211("enter\n");
  2511. if (priv->hw_params.sw_crypto) {
  2512. IWL_DEBUG_MAC80211("leave - hwcrypto disabled\n");
  2513. return -EOPNOTSUPP;
  2514. }
  2515. if (is_zero_ether_addr(addr))
  2516. /* only support pairwise keys */
  2517. return -EOPNOTSUPP;
  2518. sta_id = iwl_find_station(priv, addr);
  2519. if (sta_id == IWL_INVALID_STATION) {
  2520. IWL_DEBUG_MAC80211("leave - %pM not in station map.\n",
  2521. addr);
  2522. return -EINVAL;
  2523. }
  2524. mutex_lock(&priv->mutex);
  2525. iwl_scan_cancel_timeout(priv, 100);
  2526. mutex_unlock(&priv->mutex);
  2527. /* If we are getting WEP group key and we didn't receive any key mapping
  2528. * so far, we are in legacy wep mode (group key only), otherwise we are
  2529. * in 1X mode.
  2530. * In legacy wep mode, we use another host command to the uCode */
  2531. if (key->alg == ALG_WEP && sta_id == priv->hw_params.bcast_sta_id &&
  2532. priv->iw_mode != NL80211_IFTYPE_AP) {
  2533. if (cmd == SET_KEY)
  2534. is_default_wep_key = !priv->key_mapping_key;
  2535. else
  2536. is_default_wep_key =
  2537. (key->hw_key_idx == HW_KEY_DEFAULT);
  2538. }
  2539. switch (cmd) {
  2540. case SET_KEY:
  2541. if (is_default_wep_key)
  2542. ret = iwl_set_default_wep_key(priv, key);
  2543. else
  2544. ret = iwl_set_dynamic_key(priv, key, sta_id);
  2545. IWL_DEBUG_MAC80211("enable hwcrypto key\n");
  2546. break;
  2547. case DISABLE_KEY:
  2548. if (is_default_wep_key)
  2549. ret = iwl_remove_default_wep_key(priv, key);
  2550. else
  2551. ret = iwl_remove_dynamic_key(priv, key, sta_id);
  2552. IWL_DEBUG_MAC80211("disable hwcrypto key\n");
  2553. break;
  2554. default:
  2555. ret = -EINVAL;
  2556. }
  2557. IWL_DEBUG_MAC80211("leave\n");
  2558. return ret;
  2559. }
  2560. static int iwl_mac_conf_tx(struct ieee80211_hw *hw, u16 queue,
  2561. const struct ieee80211_tx_queue_params *params)
  2562. {
  2563. struct iwl_priv *priv = hw->priv;
  2564. unsigned long flags;
  2565. int q;
  2566. IWL_DEBUG_MAC80211("enter\n");
  2567. if (!iwl_is_ready_rf(priv)) {
  2568. IWL_DEBUG_MAC80211("leave - RF not ready\n");
  2569. return -EIO;
  2570. }
  2571. if (queue >= AC_NUM) {
  2572. IWL_DEBUG_MAC80211("leave - queue >= AC_NUM %d\n", queue);
  2573. return 0;
  2574. }
  2575. if (!priv->qos_data.qos_enable) {
  2576. priv->qos_data.qos_active = 0;
  2577. IWL_DEBUG_MAC80211("leave - qos not enabled\n");
  2578. return 0;
  2579. }
  2580. q = AC_NUM - 1 - queue;
  2581. spin_lock_irqsave(&priv->lock, flags);
  2582. priv->qos_data.def_qos_parm.ac[q].cw_min = cpu_to_le16(params->cw_min);
  2583. priv->qos_data.def_qos_parm.ac[q].cw_max = cpu_to_le16(params->cw_max);
  2584. priv->qos_data.def_qos_parm.ac[q].aifsn = params->aifs;
  2585. priv->qos_data.def_qos_parm.ac[q].edca_txop =
  2586. cpu_to_le16((params->txop * 32));
  2587. priv->qos_data.def_qos_parm.ac[q].reserved1 = 0;
  2588. priv->qos_data.qos_active = 1;
  2589. if (priv->iw_mode == NL80211_IFTYPE_AP)
  2590. iwl_activate_qos(priv, 1);
  2591. else if (priv->assoc_id && iwl_is_associated(priv))
  2592. iwl_activate_qos(priv, 0);
  2593. spin_unlock_irqrestore(&priv->lock, flags);
  2594. IWL_DEBUG_MAC80211("leave\n");
  2595. return 0;
  2596. }
  2597. static int iwl_mac_ampdu_action(struct ieee80211_hw *hw,
  2598. enum ieee80211_ampdu_mlme_action action,
  2599. struct ieee80211_sta *sta, u16 tid, u16 *ssn)
  2600. {
  2601. struct iwl_priv *priv = hw->priv;
  2602. IWL_DEBUG_HT("A-MPDU action on addr %pM tid %d\n",
  2603. sta->addr, tid);
  2604. if (!(priv->cfg->sku & IWL_SKU_N))
  2605. return -EACCES;
  2606. switch (action) {
  2607. case IEEE80211_AMPDU_RX_START:
  2608. IWL_DEBUG_HT("start Rx\n");
  2609. return iwl_sta_rx_agg_start(priv, sta->addr, tid, *ssn);
  2610. case IEEE80211_AMPDU_RX_STOP:
  2611. IWL_DEBUG_HT("stop Rx\n");
  2612. return iwl_sta_rx_agg_stop(priv, sta->addr, tid);
  2613. case IEEE80211_AMPDU_TX_START:
  2614. IWL_DEBUG_HT("start Tx\n");
  2615. return iwl_tx_agg_start(priv, sta->addr, tid, ssn);
  2616. case IEEE80211_AMPDU_TX_STOP:
  2617. IWL_DEBUG_HT("stop Tx\n");
  2618. return iwl_tx_agg_stop(priv, sta->addr, tid);
  2619. default:
  2620. IWL_DEBUG_HT("unknown\n");
  2621. return -EINVAL;
  2622. break;
  2623. }
  2624. return 0;
  2625. }
  2626. static int iwl_mac_get_tx_stats(struct ieee80211_hw *hw,
  2627. struct ieee80211_tx_queue_stats *stats)
  2628. {
  2629. struct iwl_priv *priv = hw->priv;
  2630. int i, avail;
  2631. struct iwl_tx_queue *txq;
  2632. struct iwl_queue *q;
  2633. unsigned long flags;
  2634. IWL_DEBUG_MAC80211("enter\n");
  2635. if (!iwl_is_ready_rf(priv)) {
  2636. IWL_DEBUG_MAC80211("leave - RF not ready\n");
  2637. return -EIO;
  2638. }
  2639. spin_lock_irqsave(&priv->lock, flags);
  2640. for (i = 0; i < AC_NUM; i++) {
  2641. txq = &priv->txq[i];
  2642. q = &txq->q;
  2643. avail = iwl_queue_space(q);
  2644. stats[i].len = q->n_window - avail;
  2645. stats[i].limit = q->n_window - q->high_mark;
  2646. stats[i].count = q->n_window;
  2647. }
  2648. spin_unlock_irqrestore(&priv->lock, flags);
  2649. IWL_DEBUG_MAC80211("leave\n");
  2650. return 0;
  2651. }
  2652. static int iwl_mac_get_stats(struct ieee80211_hw *hw,
  2653. struct ieee80211_low_level_stats *stats)
  2654. {
  2655. struct iwl_priv *priv = hw->priv;
  2656. priv = hw->priv;
  2657. IWL_DEBUG_MAC80211("enter\n");
  2658. IWL_DEBUG_MAC80211("leave\n");
  2659. return 0;
  2660. }
  2661. static void iwl_mac_reset_tsf(struct ieee80211_hw *hw)
  2662. {
  2663. struct iwl_priv *priv = hw->priv;
  2664. unsigned long flags;
  2665. mutex_lock(&priv->mutex);
  2666. IWL_DEBUG_MAC80211("enter\n");
  2667. spin_lock_irqsave(&priv->lock, flags);
  2668. memset(&priv->current_ht_config, 0, sizeof(struct iwl_ht_info));
  2669. spin_unlock_irqrestore(&priv->lock, flags);
  2670. iwl_reset_qos(priv);
  2671. spin_lock_irqsave(&priv->lock, flags);
  2672. priv->assoc_id = 0;
  2673. priv->assoc_capability = 0;
  2674. priv->assoc_station_added = 0;
  2675. /* new association get rid of ibss beacon skb */
  2676. if (priv->ibss_beacon)
  2677. dev_kfree_skb(priv->ibss_beacon);
  2678. priv->ibss_beacon = NULL;
  2679. priv->beacon_int = priv->hw->conf.beacon_int;
  2680. priv->timestamp = 0;
  2681. if ((priv->iw_mode == NL80211_IFTYPE_STATION))
  2682. priv->beacon_int = 0;
  2683. spin_unlock_irqrestore(&priv->lock, flags);
  2684. if (!iwl_is_ready_rf(priv)) {
  2685. IWL_DEBUG_MAC80211("leave - not ready\n");
  2686. mutex_unlock(&priv->mutex);
  2687. return;
  2688. }
  2689. /* we are restarting association process
  2690. * clear RXON_FILTER_ASSOC_MSK bit
  2691. */
  2692. if (priv->iw_mode != NL80211_IFTYPE_AP) {
  2693. iwl_scan_cancel_timeout(priv, 100);
  2694. priv->staging_rxon.filter_flags &= ~RXON_FILTER_ASSOC_MSK;
  2695. iwl_commit_rxon(priv);
  2696. }
  2697. iwl_power_update_mode(priv, 0);
  2698. /* Per mac80211.h: This is only used in IBSS mode... */
  2699. if (priv->iw_mode != NL80211_IFTYPE_ADHOC) {
  2700. /* switch to CAM during association period.
  2701. * the ucode will block any association/authentication
  2702. * frome during assiciation period if it can not hear
  2703. * the AP because of PM. the timer enable PM back is
  2704. * association do not complete
  2705. */
  2706. if (priv->hw->conf.channel->flags & (IEEE80211_CHAN_PASSIVE_SCAN |
  2707. IEEE80211_CHAN_RADAR))
  2708. iwl_power_disable_management(priv, 3000);
  2709. IWL_DEBUG_MAC80211("leave - not in IBSS\n");
  2710. mutex_unlock(&priv->mutex);
  2711. return;
  2712. }
  2713. iwl_set_rate(priv);
  2714. mutex_unlock(&priv->mutex);
  2715. IWL_DEBUG_MAC80211("leave\n");
  2716. }
  2717. static int iwl_mac_beacon_update(struct ieee80211_hw *hw, struct sk_buff *skb)
  2718. {
  2719. struct iwl_priv *priv = hw->priv;
  2720. unsigned long flags;
  2721. __le64 timestamp;
  2722. IWL_DEBUG_MAC80211("enter\n");
  2723. if (!iwl_is_ready_rf(priv)) {
  2724. IWL_DEBUG_MAC80211("leave - RF not ready\n");
  2725. return -EIO;
  2726. }
  2727. if (priv->iw_mode != NL80211_IFTYPE_ADHOC) {
  2728. IWL_DEBUG_MAC80211("leave - not IBSS\n");
  2729. return -EIO;
  2730. }
  2731. spin_lock_irqsave(&priv->lock, flags);
  2732. if (priv->ibss_beacon)
  2733. dev_kfree_skb(priv->ibss_beacon);
  2734. priv->ibss_beacon = skb;
  2735. priv->assoc_id = 0;
  2736. timestamp = ((struct ieee80211_mgmt *)skb->data)->u.beacon.timestamp;
  2737. priv->timestamp = le64_to_cpu(timestamp);
  2738. IWL_DEBUG_MAC80211("leave\n");
  2739. spin_unlock_irqrestore(&priv->lock, flags);
  2740. iwl_reset_qos(priv);
  2741. iwl_post_associate(priv);
  2742. return 0;
  2743. }
  2744. /*****************************************************************************
  2745. *
  2746. * sysfs attributes
  2747. *
  2748. *****************************************************************************/
  2749. #ifdef CONFIG_IWLWIFI_DEBUG
  2750. /*
  2751. * The following adds a new attribute to the sysfs representation
  2752. * of this device driver (i.e. a new file in /sys/bus/pci/drivers/iwl/)
  2753. * used for controlling the debug level.
  2754. *
  2755. * See the level definitions in iwl for details.
  2756. */
  2757. static ssize_t show_debug_level(struct device *d,
  2758. struct device_attribute *attr, char *buf)
  2759. {
  2760. struct iwl_priv *priv = d->driver_data;
  2761. return sprintf(buf, "0x%08X\n", priv->debug_level);
  2762. }
  2763. static ssize_t store_debug_level(struct device *d,
  2764. struct device_attribute *attr,
  2765. const char *buf, size_t count)
  2766. {
  2767. struct iwl_priv *priv = d->driver_data;
  2768. unsigned long val;
  2769. int ret;
  2770. ret = strict_strtoul(buf, 0, &val);
  2771. if (ret)
  2772. printk(KERN_INFO DRV_NAME
  2773. ": %s is not in hex or decimal form.\n", buf);
  2774. else
  2775. priv->debug_level = val;
  2776. return strnlen(buf, count);
  2777. }
  2778. static DEVICE_ATTR(debug_level, S_IWUSR | S_IRUGO,
  2779. show_debug_level, store_debug_level);
  2780. #endif /* CONFIG_IWLWIFI_DEBUG */
  2781. static ssize_t show_version(struct device *d,
  2782. struct device_attribute *attr, char *buf)
  2783. {
  2784. struct iwl_priv *priv = d->driver_data;
  2785. struct iwl_alive_resp *palive = &priv->card_alive;
  2786. ssize_t pos = 0;
  2787. u16 eeprom_ver;
  2788. if (palive->is_valid)
  2789. pos += sprintf(buf + pos,
  2790. "fw version: 0x%01X.0x%01X.0x%01X.0x%01X\n"
  2791. "fw type: 0x%01X 0x%01X\n",
  2792. palive->ucode_major, palive->ucode_minor,
  2793. palive->sw_rev[0], palive->sw_rev[1],
  2794. palive->ver_type, palive->ver_subtype);
  2795. else
  2796. pos += sprintf(buf + pos, "fw not loaded\n");
  2797. if (priv->eeprom) {
  2798. eeprom_ver = iwl_eeprom_query16(priv, EEPROM_VERSION);
  2799. pos += sprintf(buf + pos, "EEPROM version: 0x%x\n",
  2800. eeprom_ver);
  2801. } else {
  2802. pos += sprintf(buf + pos, "EEPROM not initialzed\n");
  2803. }
  2804. return pos;
  2805. }
  2806. static DEVICE_ATTR(version, S_IWUSR | S_IRUGO, show_version, NULL);
  2807. static ssize_t show_temperature(struct device *d,
  2808. struct device_attribute *attr, char *buf)
  2809. {
  2810. struct iwl_priv *priv = (struct iwl_priv *)d->driver_data;
  2811. if (!iwl_is_alive(priv))
  2812. return -EAGAIN;
  2813. return sprintf(buf, "%d\n", priv->temperature);
  2814. }
  2815. static DEVICE_ATTR(temperature, S_IRUGO, show_temperature, NULL);
  2816. static ssize_t show_tx_power(struct device *d,
  2817. struct device_attribute *attr, char *buf)
  2818. {
  2819. struct iwl_priv *priv = (struct iwl_priv *)d->driver_data;
  2820. return sprintf(buf, "%d\n", priv->tx_power_user_lmt);
  2821. }
  2822. static ssize_t store_tx_power(struct device *d,
  2823. struct device_attribute *attr,
  2824. const char *buf, size_t count)
  2825. {
  2826. struct iwl_priv *priv = (struct iwl_priv *)d->driver_data;
  2827. unsigned long val;
  2828. int ret;
  2829. ret = strict_strtoul(buf, 10, &val);
  2830. if (ret)
  2831. printk(KERN_INFO DRV_NAME
  2832. ": %s is not in decimal form.\n", buf);
  2833. else
  2834. iwl_set_tx_power(priv, val, false);
  2835. return count;
  2836. }
  2837. static DEVICE_ATTR(tx_power, S_IWUSR | S_IRUGO, show_tx_power, store_tx_power);
  2838. static ssize_t show_flags(struct device *d,
  2839. struct device_attribute *attr, char *buf)
  2840. {
  2841. struct iwl_priv *priv = (struct iwl_priv *)d->driver_data;
  2842. return sprintf(buf, "0x%04X\n", priv->active_rxon.flags);
  2843. }
  2844. static ssize_t store_flags(struct device *d,
  2845. struct device_attribute *attr,
  2846. const char *buf, size_t count)
  2847. {
  2848. struct iwl_priv *priv = (struct iwl_priv *)d->driver_data;
  2849. unsigned long val;
  2850. u32 flags;
  2851. int ret = strict_strtoul(buf, 0, &val);
  2852. if (ret)
  2853. return ret;
  2854. flags = (u32)val;
  2855. mutex_lock(&priv->mutex);
  2856. if (le32_to_cpu(priv->staging_rxon.flags) != flags) {
  2857. /* Cancel any currently running scans... */
  2858. if (iwl_scan_cancel_timeout(priv, 100))
  2859. IWL_WARNING("Could not cancel scan.\n");
  2860. else {
  2861. IWL_DEBUG_INFO("Commit rxon.flags = 0x%04X\n", flags);
  2862. priv->staging_rxon.flags = cpu_to_le32(flags);
  2863. iwl_commit_rxon(priv);
  2864. }
  2865. }
  2866. mutex_unlock(&priv->mutex);
  2867. return count;
  2868. }
  2869. static DEVICE_ATTR(flags, S_IWUSR | S_IRUGO, show_flags, store_flags);
  2870. static ssize_t show_filter_flags(struct device *d,
  2871. struct device_attribute *attr, char *buf)
  2872. {
  2873. struct iwl_priv *priv = (struct iwl_priv *)d->driver_data;
  2874. return sprintf(buf, "0x%04X\n",
  2875. le32_to_cpu(priv->active_rxon.filter_flags));
  2876. }
  2877. static ssize_t store_filter_flags(struct device *d,
  2878. struct device_attribute *attr,
  2879. const char *buf, size_t count)
  2880. {
  2881. struct iwl_priv *priv = (struct iwl_priv *)d->driver_data;
  2882. unsigned long val;
  2883. u32 filter_flags;
  2884. int ret = strict_strtoul(buf, 0, &val);
  2885. if (ret)
  2886. return ret;
  2887. filter_flags = (u32)val;
  2888. mutex_lock(&priv->mutex);
  2889. if (le32_to_cpu(priv->staging_rxon.filter_flags) != filter_flags) {
  2890. /* Cancel any currently running scans... */
  2891. if (iwl_scan_cancel_timeout(priv, 100))
  2892. IWL_WARNING("Could not cancel scan.\n");
  2893. else {
  2894. IWL_DEBUG_INFO("Committing rxon.filter_flags = "
  2895. "0x%04X\n", filter_flags);
  2896. priv->staging_rxon.filter_flags =
  2897. cpu_to_le32(filter_flags);
  2898. iwl_commit_rxon(priv);
  2899. }
  2900. }
  2901. mutex_unlock(&priv->mutex);
  2902. return count;
  2903. }
  2904. static DEVICE_ATTR(filter_flags, S_IWUSR | S_IRUGO, show_filter_flags,
  2905. store_filter_flags);
  2906. static ssize_t store_retry_rate(struct device *d,
  2907. struct device_attribute *attr,
  2908. const char *buf, size_t count)
  2909. {
  2910. struct iwl_priv *priv = dev_get_drvdata(d);
  2911. long val;
  2912. int ret = strict_strtol(buf, 10, &val);
  2913. if (!ret)
  2914. return ret;
  2915. priv->retry_rate = (val > 0) ? val : 1;
  2916. return count;
  2917. }
  2918. static ssize_t show_retry_rate(struct device *d,
  2919. struct device_attribute *attr, char *buf)
  2920. {
  2921. struct iwl_priv *priv = dev_get_drvdata(d);
  2922. return sprintf(buf, "%d", priv->retry_rate);
  2923. }
  2924. static DEVICE_ATTR(retry_rate, S_IWUSR | S_IRUSR, show_retry_rate,
  2925. store_retry_rate);
  2926. static ssize_t store_power_level(struct device *d,
  2927. struct device_attribute *attr,
  2928. const char *buf, size_t count)
  2929. {
  2930. struct iwl_priv *priv = dev_get_drvdata(d);
  2931. int ret;
  2932. unsigned long mode;
  2933. mutex_lock(&priv->mutex);
  2934. if (!iwl_is_ready(priv)) {
  2935. ret = -EAGAIN;
  2936. goto out;
  2937. }
  2938. ret = strict_strtoul(buf, 10, &mode);
  2939. if (ret)
  2940. goto out;
  2941. ret = iwl_power_set_user_mode(priv, mode);
  2942. if (ret) {
  2943. IWL_DEBUG_MAC80211("failed setting power mode.\n");
  2944. goto out;
  2945. }
  2946. ret = count;
  2947. out:
  2948. mutex_unlock(&priv->mutex);
  2949. return ret;
  2950. }
  2951. static ssize_t show_power_level(struct device *d,
  2952. struct device_attribute *attr, char *buf)
  2953. {
  2954. struct iwl_priv *priv = dev_get_drvdata(d);
  2955. int mode = priv->power_data.user_power_setting;
  2956. int system = priv->power_data.system_power_setting;
  2957. int level = priv->power_data.power_mode;
  2958. char *p = buf;
  2959. switch (system) {
  2960. case IWL_POWER_SYS_AUTO:
  2961. p += sprintf(p, "SYSTEM:auto");
  2962. break;
  2963. case IWL_POWER_SYS_AC:
  2964. p += sprintf(p, "SYSTEM:ac");
  2965. break;
  2966. case IWL_POWER_SYS_BATTERY:
  2967. p += sprintf(p, "SYSTEM:battery");
  2968. break;
  2969. }
  2970. p += sprintf(p, "\tMODE:%s", (mode < IWL_POWER_AUTO) ?
  2971. "fixed" : "auto");
  2972. p += sprintf(p, "\tINDEX:%d", level);
  2973. p += sprintf(p, "\n");
  2974. return p - buf + 1;
  2975. }
  2976. static DEVICE_ATTR(power_level, S_IWUSR | S_IRUSR, show_power_level,
  2977. store_power_level);
  2978. static ssize_t show_channels(struct device *d,
  2979. struct device_attribute *attr, char *buf)
  2980. {
  2981. struct iwl_priv *priv = dev_get_drvdata(d);
  2982. struct ieee80211_channel *channels = NULL;
  2983. const struct ieee80211_supported_band *supp_band = NULL;
  2984. int len = 0, i;
  2985. int count = 0;
  2986. if (!test_bit(STATUS_GEO_CONFIGURED, &priv->status))
  2987. return -EAGAIN;
  2988. supp_band = iwl_get_hw_mode(priv, IEEE80211_BAND_2GHZ);
  2989. channels = supp_band->channels;
  2990. count = supp_band->n_channels;
  2991. len += sprintf(&buf[len],
  2992. "Displaying %d channels in 2.4GHz band "
  2993. "(802.11bg):\n", count);
  2994. for (i = 0; i < count; i++)
  2995. len += sprintf(&buf[len], "%d: %ddBm: BSS%s%s, %s.\n",
  2996. ieee80211_frequency_to_channel(
  2997. channels[i].center_freq),
  2998. channels[i].max_power,
  2999. channels[i].flags & IEEE80211_CHAN_RADAR ?
  3000. " (IEEE 802.11h required)" : "",
  3001. (!(channels[i].flags & IEEE80211_CHAN_NO_IBSS)
  3002. || (channels[i].flags &
  3003. IEEE80211_CHAN_RADAR)) ? "" :
  3004. ", IBSS",
  3005. channels[i].flags &
  3006. IEEE80211_CHAN_PASSIVE_SCAN ?
  3007. "passive only" : "active/passive");
  3008. supp_band = iwl_get_hw_mode(priv, IEEE80211_BAND_5GHZ);
  3009. channels = supp_band->channels;
  3010. count = supp_band->n_channels;
  3011. len += sprintf(&buf[len], "Displaying %d channels in 5.2GHz band "
  3012. "(802.11a):\n", count);
  3013. for (i = 0; i < count; i++)
  3014. len += sprintf(&buf[len], "%d: %ddBm: BSS%s%s, %s.\n",
  3015. ieee80211_frequency_to_channel(
  3016. channels[i].center_freq),
  3017. channels[i].max_power,
  3018. channels[i].flags & IEEE80211_CHAN_RADAR ?
  3019. " (IEEE 802.11h required)" : "",
  3020. ((channels[i].flags & IEEE80211_CHAN_NO_IBSS)
  3021. || (channels[i].flags &
  3022. IEEE80211_CHAN_RADAR)) ? "" :
  3023. ", IBSS",
  3024. channels[i].flags &
  3025. IEEE80211_CHAN_PASSIVE_SCAN ?
  3026. "passive only" : "active/passive");
  3027. return len;
  3028. }
  3029. static DEVICE_ATTR(channels, S_IRUSR, show_channels, NULL);
  3030. static ssize_t show_statistics(struct device *d,
  3031. struct device_attribute *attr, char *buf)
  3032. {
  3033. struct iwl_priv *priv = dev_get_drvdata(d);
  3034. u32 size = sizeof(struct iwl_notif_statistics);
  3035. u32 len = 0, ofs = 0;
  3036. u8 *data = (u8 *)&priv->statistics;
  3037. int rc = 0;
  3038. if (!iwl_is_alive(priv))
  3039. return -EAGAIN;
  3040. mutex_lock(&priv->mutex);
  3041. rc = iwl_send_statistics_request(priv, 0);
  3042. mutex_unlock(&priv->mutex);
  3043. if (rc) {
  3044. len = sprintf(buf,
  3045. "Error sending statistics request: 0x%08X\n", rc);
  3046. return len;
  3047. }
  3048. while (size && (PAGE_SIZE - len)) {
  3049. hex_dump_to_buffer(data + ofs, size, 16, 1, buf + len,
  3050. PAGE_SIZE - len, 1);
  3051. len = strlen(buf);
  3052. if (PAGE_SIZE - len)
  3053. buf[len++] = '\n';
  3054. ofs += 16;
  3055. size -= min(size, 16U);
  3056. }
  3057. return len;
  3058. }
  3059. static DEVICE_ATTR(statistics, S_IRUGO, show_statistics, NULL);
  3060. static ssize_t show_status(struct device *d,
  3061. struct device_attribute *attr, char *buf)
  3062. {
  3063. struct iwl_priv *priv = (struct iwl_priv *)d->driver_data;
  3064. if (!iwl_is_alive(priv))
  3065. return -EAGAIN;
  3066. return sprintf(buf, "0x%08x\n", (int)priv->status);
  3067. }
  3068. static DEVICE_ATTR(status, S_IRUGO, show_status, NULL);
  3069. /*****************************************************************************
  3070. *
  3071. * driver setup and teardown
  3072. *
  3073. *****************************************************************************/
  3074. static void iwl_setup_deferred_work(struct iwl_priv *priv)
  3075. {
  3076. priv->workqueue = create_workqueue(DRV_NAME);
  3077. init_waitqueue_head(&priv->wait_command_queue);
  3078. INIT_WORK(&priv->up, iwl_bg_up);
  3079. INIT_WORK(&priv->restart, iwl_bg_restart);
  3080. INIT_WORK(&priv->rx_replenish, iwl_bg_rx_replenish);
  3081. INIT_WORK(&priv->rf_kill, iwl_bg_rf_kill);
  3082. INIT_WORK(&priv->beacon_update, iwl_bg_beacon_update);
  3083. INIT_WORK(&priv->run_time_calib_work, iwl_bg_run_time_calib_work);
  3084. INIT_DELAYED_WORK(&priv->init_alive_start, iwl_bg_init_alive_start);
  3085. INIT_DELAYED_WORK(&priv->alive_start, iwl_bg_alive_start);
  3086. iwl_setup_scan_deferred_work(priv);
  3087. iwl_setup_power_deferred_work(priv);
  3088. if (priv->cfg->ops->lib->setup_deferred_work)
  3089. priv->cfg->ops->lib->setup_deferred_work(priv);
  3090. init_timer(&priv->statistics_periodic);
  3091. priv->statistics_periodic.data = (unsigned long)priv;
  3092. priv->statistics_periodic.function = iwl_bg_statistics_periodic;
  3093. tasklet_init(&priv->irq_tasklet, (void (*)(unsigned long))
  3094. iwl_irq_tasklet, (unsigned long)priv);
  3095. }
  3096. static void iwl_cancel_deferred_work(struct iwl_priv *priv)
  3097. {
  3098. if (priv->cfg->ops->lib->cancel_deferred_work)
  3099. priv->cfg->ops->lib->cancel_deferred_work(priv);
  3100. cancel_delayed_work_sync(&priv->init_alive_start);
  3101. cancel_delayed_work(&priv->scan_check);
  3102. cancel_delayed_work_sync(&priv->set_power_save);
  3103. cancel_delayed_work(&priv->alive_start);
  3104. cancel_work_sync(&priv->beacon_update);
  3105. del_timer_sync(&priv->statistics_periodic);
  3106. }
  3107. static struct attribute *iwl_sysfs_entries[] = {
  3108. &dev_attr_channels.attr,
  3109. &dev_attr_flags.attr,
  3110. &dev_attr_filter_flags.attr,
  3111. &dev_attr_power_level.attr,
  3112. &dev_attr_retry_rate.attr,
  3113. &dev_attr_statistics.attr,
  3114. &dev_attr_status.attr,
  3115. &dev_attr_temperature.attr,
  3116. &dev_attr_tx_power.attr,
  3117. #ifdef CONFIG_IWLWIFI_DEBUG
  3118. &dev_attr_debug_level.attr,
  3119. #endif
  3120. &dev_attr_version.attr,
  3121. NULL
  3122. };
  3123. static struct attribute_group iwl_attribute_group = {
  3124. .name = NULL, /* put in device directory */
  3125. .attrs = iwl_sysfs_entries,
  3126. };
  3127. static struct ieee80211_ops iwl_hw_ops = {
  3128. .tx = iwl_mac_tx,
  3129. .start = iwl_mac_start,
  3130. .stop = iwl_mac_stop,
  3131. .add_interface = iwl_mac_add_interface,
  3132. .remove_interface = iwl_mac_remove_interface,
  3133. .config = iwl_mac_config,
  3134. .config_interface = iwl_mac_config_interface,
  3135. .configure_filter = iwl_configure_filter,
  3136. .set_key = iwl_mac_set_key,
  3137. .update_tkip_key = iwl_mac_update_tkip_key,
  3138. .get_stats = iwl_mac_get_stats,
  3139. .get_tx_stats = iwl_mac_get_tx_stats,
  3140. .conf_tx = iwl_mac_conf_tx,
  3141. .reset_tsf = iwl_mac_reset_tsf,
  3142. .bss_info_changed = iwl_bss_info_changed,
  3143. .ampdu_action = iwl_mac_ampdu_action,
  3144. .hw_scan = iwl_mac_hw_scan
  3145. };
  3146. static int iwl_pci_probe(struct pci_dev *pdev, const struct pci_device_id *ent)
  3147. {
  3148. int err = 0;
  3149. struct iwl_priv *priv;
  3150. struct ieee80211_hw *hw;
  3151. struct iwl_cfg *cfg = (struct iwl_cfg *)(ent->driver_data);
  3152. unsigned long flags;
  3153. /************************
  3154. * 1. Allocating HW data
  3155. ************************/
  3156. /* Disabling hardware scan means that mac80211 will perform scans
  3157. * "the hard way", rather than using device's scan. */
  3158. if (cfg->mod_params->disable_hw_scan) {
  3159. if (cfg->mod_params->debug & IWL_DL_INFO)
  3160. dev_printk(KERN_DEBUG, &(pdev->dev),
  3161. "Disabling hw_scan\n");
  3162. iwl_hw_ops.hw_scan = NULL;
  3163. }
  3164. hw = iwl_alloc_all(cfg, &iwl_hw_ops);
  3165. if (!hw) {
  3166. err = -ENOMEM;
  3167. goto out;
  3168. }
  3169. priv = hw->priv;
  3170. /* At this point both hw and priv are allocated. */
  3171. SET_IEEE80211_DEV(hw, &pdev->dev);
  3172. IWL_DEBUG_INFO("*** LOAD DRIVER ***\n");
  3173. priv->cfg = cfg;
  3174. priv->pci_dev = pdev;
  3175. #ifdef CONFIG_IWLWIFI_DEBUG
  3176. priv->debug_level = priv->cfg->mod_params->debug;
  3177. atomic_set(&priv->restrict_refcnt, 0);
  3178. #endif
  3179. /**************************
  3180. * 2. Initializing PCI bus
  3181. **************************/
  3182. if (pci_enable_device(pdev)) {
  3183. err = -ENODEV;
  3184. goto out_ieee80211_free_hw;
  3185. }
  3186. pci_set_master(pdev);
  3187. err = pci_set_dma_mask(pdev, DMA_BIT_MASK(36));
  3188. if (!err)
  3189. err = pci_set_consistent_dma_mask(pdev, DMA_BIT_MASK(36));
  3190. if (err) {
  3191. err = pci_set_dma_mask(pdev, DMA_BIT_MASK(32));
  3192. if (!err)
  3193. err = pci_set_consistent_dma_mask(pdev, DMA_BIT_MASK(32));
  3194. /* both attempts failed: */
  3195. if (err) {
  3196. printk(KERN_WARNING "%s: No suitable DMA available.\n",
  3197. DRV_NAME);
  3198. goto out_pci_disable_device;
  3199. }
  3200. }
  3201. err = pci_request_regions(pdev, DRV_NAME);
  3202. if (err)
  3203. goto out_pci_disable_device;
  3204. pci_set_drvdata(pdev, priv);
  3205. /***********************
  3206. * 3. Read REV register
  3207. ***********************/
  3208. priv->hw_base = pci_iomap(pdev, 0, 0);
  3209. if (!priv->hw_base) {
  3210. err = -ENODEV;
  3211. goto out_pci_release_regions;
  3212. }
  3213. IWL_DEBUG_INFO("pci_resource_len = 0x%08llx\n",
  3214. (unsigned long long) pci_resource_len(pdev, 0));
  3215. IWL_DEBUG_INFO("pci_resource_base = %p\n", priv->hw_base);
  3216. iwl_hw_detect(priv);
  3217. printk(KERN_INFO DRV_NAME
  3218. ": Detected Intel Wireless WiFi Link %s REV=0x%X\n",
  3219. priv->cfg->name, priv->hw_rev);
  3220. /* We disable the RETRY_TIMEOUT register (0x41) to keep
  3221. * PCI Tx retries from interfering with C3 CPU state */
  3222. pci_write_config_byte(pdev, PCI_CFG_RETRY_TIMEOUT, 0x00);
  3223. /* amp init */
  3224. err = priv->cfg->ops->lib->apm_ops.init(priv);
  3225. if (err < 0) {
  3226. IWL_DEBUG_INFO("Failed to init APMG\n");
  3227. goto out_iounmap;
  3228. }
  3229. /*****************
  3230. * 4. Read EEPROM
  3231. *****************/
  3232. /* Read the EEPROM */
  3233. err = iwl_eeprom_init(priv);
  3234. if (err) {
  3235. IWL_ERROR("Unable to init EEPROM\n");
  3236. goto out_iounmap;
  3237. }
  3238. err = iwl_eeprom_check_version(priv);
  3239. if (err)
  3240. goto out_iounmap;
  3241. /* extract MAC Address */
  3242. iwl_eeprom_get_mac(priv, priv->mac_addr);
  3243. IWL_DEBUG_INFO("MAC address: %pM\n", priv->mac_addr);
  3244. SET_IEEE80211_PERM_ADDR(priv->hw, priv->mac_addr);
  3245. /************************
  3246. * 5. Setup HW constants
  3247. ************************/
  3248. if (iwl_set_hw_params(priv)) {
  3249. IWL_ERROR("failed to set hw parameters\n");
  3250. goto out_free_eeprom;
  3251. }
  3252. /*******************
  3253. * 6. Setup priv
  3254. *******************/
  3255. err = iwl_init_drv(priv);
  3256. if (err)
  3257. goto out_free_eeprom;
  3258. /* At this point both hw and priv are initialized. */
  3259. /**********************************
  3260. * 7. Initialize module parameters
  3261. **********************************/
  3262. /* Disable radio (SW RF KILL) via parameter when loading driver */
  3263. if (priv->cfg->mod_params->disable) {
  3264. set_bit(STATUS_RF_KILL_SW, &priv->status);
  3265. IWL_DEBUG_INFO("Radio disabled.\n");
  3266. }
  3267. /********************
  3268. * 8. Setup services
  3269. ********************/
  3270. spin_lock_irqsave(&priv->lock, flags);
  3271. iwl_disable_interrupts(priv);
  3272. spin_unlock_irqrestore(&priv->lock, flags);
  3273. err = sysfs_create_group(&pdev->dev.kobj, &iwl_attribute_group);
  3274. if (err) {
  3275. IWL_ERROR("failed to create sysfs device attributes\n");
  3276. goto out_uninit_drv;
  3277. }
  3278. iwl_setup_deferred_work(priv);
  3279. iwl_setup_rx_handlers(priv);
  3280. /********************
  3281. * 9. Conclude
  3282. ********************/
  3283. pci_save_state(pdev);
  3284. pci_disable_device(pdev);
  3285. /**********************************
  3286. * 10. Setup and register mac80211
  3287. **********************************/
  3288. err = iwl_setup_mac(priv);
  3289. if (err)
  3290. goto out_remove_sysfs;
  3291. err = iwl_dbgfs_register(priv, DRV_NAME);
  3292. if (err)
  3293. IWL_ERROR("failed to create debugfs files\n");
  3294. err = iwl_rfkill_init(priv);
  3295. if (err)
  3296. IWL_ERROR("Unable to initialize RFKILL system. "
  3297. "Ignoring error: %d\n", err);
  3298. iwl_power_initialize(priv);
  3299. return 0;
  3300. out_remove_sysfs:
  3301. sysfs_remove_group(&pdev->dev.kobj, &iwl_attribute_group);
  3302. out_uninit_drv:
  3303. iwl_uninit_drv(priv);
  3304. out_free_eeprom:
  3305. iwl_eeprom_free(priv);
  3306. out_iounmap:
  3307. pci_iounmap(pdev, priv->hw_base);
  3308. out_pci_release_regions:
  3309. pci_release_regions(pdev);
  3310. pci_set_drvdata(pdev, NULL);
  3311. out_pci_disable_device:
  3312. pci_disable_device(pdev);
  3313. out_ieee80211_free_hw:
  3314. ieee80211_free_hw(priv->hw);
  3315. out:
  3316. return err;
  3317. }
  3318. static void __devexit iwl_pci_remove(struct pci_dev *pdev)
  3319. {
  3320. struct iwl_priv *priv = pci_get_drvdata(pdev);
  3321. unsigned long flags;
  3322. if (!priv)
  3323. return;
  3324. IWL_DEBUG_INFO("*** UNLOAD DRIVER ***\n");
  3325. iwl_dbgfs_unregister(priv);
  3326. sysfs_remove_group(&pdev->dev.kobj, &iwl_attribute_group);
  3327. /* ieee80211_unregister_hw call wil cause iwl_mac_stop to
  3328. * to be called and iwl_down since we are removing the device
  3329. * we need to set STATUS_EXIT_PENDING bit.
  3330. */
  3331. set_bit(STATUS_EXIT_PENDING, &priv->status);
  3332. if (priv->mac80211_registered) {
  3333. ieee80211_unregister_hw(priv->hw);
  3334. priv->mac80211_registered = 0;
  3335. } else {
  3336. iwl_down(priv);
  3337. }
  3338. /* make sure we flush any pending irq or
  3339. * tasklet for the driver
  3340. */
  3341. spin_lock_irqsave(&priv->lock, flags);
  3342. iwl_disable_interrupts(priv);
  3343. spin_unlock_irqrestore(&priv->lock, flags);
  3344. iwl_synchronize_irq(priv);
  3345. iwl_rfkill_unregister(priv);
  3346. iwl_dealloc_ucode_pci(priv);
  3347. if (priv->rxq.bd)
  3348. iwl_rx_queue_free(priv, &priv->rxq);
  3349. iwl_hw_txq_ctx_free(priv);
  3350. iwl_clear_stations_table(priv);
  3351. iwl_eeprom_free(priv);
  3352. /*netif_stop_queue(dev); */
  3353. flush_workqueue(priv->workqueue);
  3354. /* ieee80211_unregister_hw calls iwl_mac_stop, which flushes
  3355. * priv->workqueue... so we can't take down the workqueue
  3356. * until now... */
  3357. destroy_workqueue(priv->workqueue);
  3358. priv->workqueue = NULL;
  3359. pci_iounmap(pdev, priv->hw_base);
  3360. pci_release_regions(pdev);
  3361. pci_disable_device(pdev);
  3362. pci_set_drvdata(pdev, NULL);
  3363. iwl_uninit_drv(priv);
  3364. if (priv->ibss_beacon)
  3365. dev_kfree_skb(priv->ibss_beacon);
  3366. ieee80211_free_hw(priv->hw);
  3367. }
  3368. #ifdef CONFIG_PM
  3369. static int iwl_pci_suspend(struct pci_dev *pdev, pm_message_t state)
  3370. {
  3371. struct iwl_priv *priv = pci_get_drvdata(pdev);
  3372. if (priv->is_open) {
  3373. set_bit(STATUS_IN_SUSPEND, &priv->status);
  3374. iwl_mac_stop(priv->hw);
  3375. priv->is_open = 1;
  3376. }
  3377. pci_set_power_state(pdev, PCI_D3hot);
  3378. return 0;
  3379. }
  3380. static int iwl_pci_resume(struct pci_dev *pdev)
  3381. {
  3382. struct iwl_priv *priv = pci_get_drvdata(pdev);
  3383. pci_set_power_state(pdev, PCI_D0);
  3384. if (priv->is_open)
  3385. iwl_mac_start(priv->hw);
  3386. clear_bit(STATUS_IN_SUSPEND, &priv->status);
  3387. return 0;
  3388. }
  3389. #endif /* CONFIG_PM */
  3390. /*****************************************************************************
  3391. *
  3392. * driver and module entry point
  3393. *
  3394. *****************************************************************************/
  3395. /* Hardware specific file defines the PCI IDs table for that hardware module */
  3396. static struct pci_device_id iwl_hw_card_ids[] = {
  3397. #ifdef CONFIG_IWL4965
  3398. {IWL_PCI_DEVICE(0x4229, PCI_ANY_ID, iwl4965_agn_cfg)},
  3399. {IWL_PCI_DEVICE(0x4230, PCI_ANY_ID, iwl4965_agn_cfg)},
  3400. #endif /* CONFIG_IWL4965 */
  3401. #ifdef CONFIG_IWL5000
  3402. {IWL_PCI_DEVICE(0x4232, 0x1205, iwl5100_bg_cfg)},
  3403. {IWL_PCI_DEVICE(0x4232, 0x1305, iwl5100_bg_cfg)},
  3404. {IWL_PCI_DEVICE(0x4232, 0x1206, iwl5100_abg_cfg)},
  3405. {IWL_PCI_DEVICE(0x4232, 0x1306, iwl5100_abg_cfg)},
  3406. {IWL_PCI_DEVICE(0x4232, 0x1326, iwl5100_abg_cfg)},
  3407. {IWL_PCI_DEVICE(0x4237, 0x1216, iwl5100_abg_cfg)},
  3408. {IWL_PCI_DEVICE(0x4232, PCI_ANY_ID, iwl5100_agn_cfg)},
  3409. {IWL_PCI_DEVICE(0x4235, PCI_ANY_ID, iwl5300_agn_cfg)},
  3410. {IWL_PCI_DEVICE(0x4236, PCI_ANY_ID, iwl5300_agn_cfg)},
  3411. {IWL_PCI_DEVICE(0x4237, PCI_ANY_ID, iwl5100_agn_cfg)},
  3412. /* 5350 WiFi/WiMax */
  3413. {IWL_PCI_DEVICE(0x423A, 0x1001, iwl5350_agn_cfg)},
  3414. {IWL_PCI_DEVICE(0x423A, 0x1021, iwl5350_agn_cfg)},
  3415. {IWL_PCI_DEVICE(0x423B, 0x1011, iwl5350_agn_cfg)},
  3416. /* 5150 Wifi/WiMax */
  3417. {IWL_PCI_DEVICE(0x423C, PCI_ANY_ID, iwl5150_agn_cfg)},
  3418. {IWL_PCI_DEVICE(0x423D, PCI_ANY_ID, iwl5150_agn_cfg)},
  3419. #endif /* CONFIG_IWL5000 */
  3420. {0}
  3421. };
  3422. MODULE_DEVICE_TABLE(pci, iwl_hw_card_ids);
  3423. static struct pci_driver iwl_driver = {
  3424. .name = DRV_NAME,
  3425. .id_table = iwl_hw_card_ids,
  3426. .probe = iwl_pci_probe,
  3427. .remove = __devexit_p(iwl_pci_remove),
  3428. #ifdef CONFIG_PM
  3429. .suspend = iwl_pci_suspend,
  3430. .resume = iwl_pci_resume,
  3431. #endif
  3432. };
  3433. static int __init iwl_init(void)
  3434. {
  3435. int ret;
  3436. printk(KERN_INFO DRV_NAME ": " DRV_DESCRIPTION ", " DRV_VERSION "\n");
  3437. printk(KERN_INFO DRV_NAME ": " DRV_COPYRIGHT "\n");
  3438. ret = iwlagn_rate_control_register();
  3439. if (ret) {
  3440. IWL_ERROR("Unable to register rate control algorithm: %d\n", ret);
  3441. return ret;
  3442. }
  3443. ret = pci_register_driver(&iwl_driver);
  3444. if (ret) {
  3445. IWL_ERROR("Unable to initialize PCI module\n");
  3446. goto error_register;
  3447. }
  3448. return ret;
  3449. error_register:
  3450. iwlagn_rate_control_unregister();
  3451. return ret;
  3452. }
  3453. static void __exit iwl_exit(void)
  3454. {
  3455. pci_unregister_driver(&iwl_driver);
  3456. iwlagn_rate_control_unregister();
  3457. }
  3458. module_exit(iwl_exit);
  3459. module_init(iwl_init);