xhci-pci.c 9.2 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313314315316317318319320321322323324325326327328329330331332333334335336337338339340341
  1. /*
  2. * xHCI host controller driver PCI Bus Glue.
  3. *
  4. * Copyright (C) 2008 Intel Corp.
  5. *
  6. * Author: Sarah Sharp
  7. * Some code borrowed from the Linux EHCI driver.
  8. *
  9. * This program is free software; you can redistribute it and/or modify
  10. * it under the terms of the GNU General Public License version 2 as
  11. * published by the Free Software Foundation.
  12. *
  13. * This program is distributed in the hope that it will be useful, but
  14. * WITHOUT ANY WARRANTY; without even the implied warranty of MERCHANTABILITY
  15. * or FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License
  16. * for more details.
  17. *
  18. * You should have received a copy of the GNU General Public License
  19. * along with this program; if not, write to the Free Software Foundation,
  20. * Inc., 675 Mass Ave, Cambridge, MA 02139, USA.
  21. */
  22. #include <linux/pci.h>
  23. #include "xhci.h"
  24. /* Device for a quirk */
  25. #define PCI_VENDOR_ID_FRESCO_LOGIC 0x1b73
  26. #define PCI_DEVICE_ID_FRESCO_LOGIC_PDK 0x1000
  27. static const char hcd_name[] = "xhci_hcd";
  28. /* called after powerup, by probe or system-pm "wakeup" */
  29. static int xhci_pci_reinit(struct xhci_hcd *xhci, struct pci_dev *pdev)
  30. {
  31. /*
  32. * TODO: Implement finding debug ports later.
  33. * TODO: see if there are any quirks that need to be added to handle
  34. * new extended capabilities.
  35. */
  36. /* PCI Memory-Write-Invalidate cycle support is optional (uncommon) */
  37. if (!pci_set_mwi(pdev))
  38. xhci_dbg(xhci, "MWI active\n");
  39. xhci_dbg(xhci, "Finished xhci_pci_reinit\n");
  40. return 0;
  41. }
  42. /* called during probe() after chip reset completes */
  43. static int xhci_pci_setup(struct usb_hcd *hcd)
  44. {
  45. struct xhci_hcd *xhci;
  46. struct pci_dev *pdev = to_pci_dev(hcd->self.controller);
  47. int retval;
  48. u32 temp;
  49. hcd->self.sg_tablesize = TRBS_PER_SEGMENT - 2;
  50. if (usb_hcd_is_primary_hcd(hcd)) {
  51. xhci = kzalloc(sizeof(struct xhci_hcd), GFP_KERNEL);
  52. if (!xhci)
  53. return -ENOMEM;
  54. *((struct xhci_hcd **) hcd->hcd_priv) = xhci;
  55. xhci->main_hcd = hcd;
  56. /* Mark the first roothub as being USB 2.0.
  57. * The xHCI driver will register the USB 3.0 roothub.
  58. */
  59. hcd->speed = HCD_USB2;
  60. hcd->self.root_hub->speed = USB_SPEED_HIGH;
  61. /*
  62. * USB 2.0 roothub under xHCI has an integrated TT,
  63. * (rate matching hub) as opposed to having an OHCI/UHCI
  64. * companion controller.
  65. */
  66. hcd->has_tt = 1;
  67. } else {
  68. /* xHCI private pointer was set in xhci_pci_probe for the second
  69. * registered roothub.
  70. */
  71. xhci = hcd_to_xhci(hcd);
  72. temp = xhci_readl(xhci, &xhci->cap_regs->hcc_params);
  73. if (HCC_64BIT_ADDR(temp)) {
  74. xhci_dbg(xhci, "Enabling 64-bit DMA addresses.\n");
  75. dma_set_mask(hcd->self.controller, DMA_BIT_MASK(64));
  76. } else {
  77. dma_set_mask(hcd->self.controller, DMA_BIT_MASK(32));
  78. }
  79. return 0;
  80. }
  81. xhci->cap_regs = hcd->regs;
  82. xhci->op_regs = hcd->regs +
  83. HC_LENGTH(xhci_readl(xhci, &xhci->cap_regs->hc_capbase));
  84. xhci->run_regs = hcd->regs +
  85. (xhci_readl(xhci, &xhci->cap_regs->run_regs_off) & RTSOFF_MASK);
  86. /* Cache read-only capability registers */
  87. xhci->hcs_params1 = xhci_readl(xhci, &xhci->cap_regs->hcs_params1);
  88. xhci->hcs_params2 = xhci_readl(xhci, &xhci->cap_regs->hcs_params2);
  89. xhci->hcs_params3 = xhci_readl(xhci, &xhci->cap_regs->hcs_params3);
  90. xhci->hcc_params = xhci_readl(xhci, &xhci->cap_regs->hc_capbase);
  91. xhci->hci_version = HC_VERSION(xhci->hcc_params);
  92. xhci->hcc_params = xhci_readl(xhci, &xhci->cap_regs->hcc_params);
  93. xhci_print_registers(xhci);
  94. /* Look for vendor-specific quirks */
  95. if (pdev->vendor == PCI_VENDOR_ID_FRESCO_LOGIC &&
  96. pdev->device == PCI_DEVICE_ID_FRESCO_LOGIC_PDK &&
  97. pdev->revision == 0x0) {
  98. xhci->quirks |= XHCI_RESET_EP_QUIRK;
  99. xhci_dbg(xhci, "QUIRK: Fresco Logic xHC needs configure"
  100. " endpoint cmd after reset endpoint\n");
  101. }
  102. if (pdev->vendor == PCI_VENDOR_ID_NEC)
  103. xhci->quirks |= XHCI_NEC_HOST;
  104. /* AMD PLL quirk */
  105. if (pdev->vendor == PCI_VENDOR_ID_AMD && usb_amd_find_chipset_info())
  106. xhci->quirks |= XHCI_AMD_PLL_FIX;
  107. /* Make sure the HC is halted. */
  108. retval = xhci_halt(xhci);
  109. if (retval)
  110. goto error;
  111. xhci_dbg(xhci, "Resetting HCD\n");
  112. /* Reset the internal HC memory state and registers. */
  113. retval = xhci_reset(xhci);
  114. if (retval)
  115. goto error;
  116. xhci_dbg(xhci, "Reset complete\n");
  117. temp = xhci_readl(xhci, &xhci->cap_regs->hcc_params);
  118. if (HCC_64BIT_ADDR(temp)) {
  119. xhci_dbg(xhci, "Enabling 64-bit DMA addresses.\n");
  120. dma_set_mask(hcd->self.controller, DMA_BIT_MASK(64));
  121. } else {
  122. dma_set_mask(hcd->self.controller, DMA_BIT_MASK(32));
  123. }
  124. xhci_dbg(xhci, "Calling HCD init\n");
  125. /* Initialize HCD and host controller data structures. */
  126. retval = xhci_init(hcd);
  127. if (retval)
  128. goto error;
  129. xhci_dbg(xhci, "Called HCD init\n");
  130. pci_read_config_byte(pdev, XHCI_SBRN_OFFSET, &xhci->sbrn);
  131. xhci_dbg(xhci, "Got SBRN %u\n", (unsigned int) xhci->sbrn);
  132. /* Find any debug ports */
  133. retval = xhci_pci_reinit(xhci, pdev);
  134. if (!retval)
  135. return retval;
  136. error:
  137. kfree(xhci);
  138. return retval;
  139. }
  140. /*
  141. * We need to register our own PCI probe function (instead of the USB core's
  142. * function) in order to create a second roothub under xHCI.
  143. */
  144. static int xhci_pci_probe(struct pci_dev *dev, const struct pci_device_id *id)
  145. {
  146. int retval;
  147. struct xhci_hcd *xhci;
  148. struct hc_driver *driver;
  149. struct usb_hcd *hcd;
  150. driver = (struct hc_driver *)id->driver_data;
  151. /* Register the USB 2.0 roothub.
  152. * FIXME: USB core must know to register the USB 2.0 roothub first.
  153. * This is sort of silly, because we could just set the HCD driver flags
  154. * to say USB 2.0, but I'm not sure what the implications would be in
  155. * the other parts of the HCD code.
  156. */
  157. retval = usb_hcd_pci_probe(dev, id);
  158. if (retval)
  159. return retval;
  160. /* USB 2.0 roothub is stored in the PCI device now. */
  161. hcd = dev_get_drvdata(&dev->dev);
  162. xhci = hcd_to_xhci(hcd);
  163. xhci->shared_hcd = usb_create_shared_hcd(driver, &dev->dev,
  164. pci_name(dev), hcd);
  165. if (!xhci->shared_hcd) {
  166. retval = -ENOMEM;
  167. goto dealloc_usb2_hcd;
  168. }
  169. /* Set the xHCI pointer before xhci_pci_setup() (aka hcd_driver.reset)
  170. * is called by usb_add_hcd().
  171. */
  172. *((struct xhci_hcd **) xhci->shared_hcd->hcd_priv) = xhci;
  173. retval = usb_add_hcd(xhci->shared_hcd, dev->irq,
  174. IRQF_DISABLED | IRQF_SHARED);
  175. if (retval)
  176. goto put_usb3_hcd;
  177. /* Roothub already marked as USB 3.0 speed */
  178. return 0;
  179. put_usb3_hcd:
  180. usb_put_hcd(xhci->shared_hcd);
  181. dealloc_usb2_hcd:
  182. usb_hcd_pci_remove(dev);
  183. return retval;
  184. }
  185. static void xhci_pci_remove(struct pci_dev *dev)
  186. {
  187. struct xhci_hcd *xhci;
  188. xhci = hcd_to_xhci(pci_get_drvdata(dev));
  189. if (xhci->shared_hcd) {
  190. usb_remove_hcd(xhci->shared_hcd);
  191. usb_put_hcd(xhci->shared_hcd);
  192. }
  193. usb_hcd_pci_remove(dev);
  194. kfree(xhci);
  195. }
  196. #ifdef CONFIG_PM
  197. static int xhci_pci_suspend(struct usb_hcd *hcd, bool do_wakeup)
  198. {
  199. struct xhci_hcd *xhci = hcd_to_xhci(hcd);
  200. int retval = 0;
  201. if (hcd->state != HC_STATE_SUSPENDED ||
  202. xhci->shared_hcd->state != HC_STATE_SUSPENDED)
  203. return -EINVAL;
  204. retval = xhci_suspend(xhci);
  205. return retval;
  206. }
  207. static int xhci_pci_resume(struct usb_hcd *hcd, bool hibernated)
  208. {
  209. struct xhci_hcd *xhci = hcd_to_xhci(hcd);
  210. int retval = 0;
  211. retval = xhci_resume(xhci, hibernated);
  212. return retval;
  213. }
  214. #endif /* CONFIG_PM */
  215. static const struct hc_driver xhci_pci_hc_driver = {
  216. .description = hcd_name,
  217. .product_desc = "xHCI Host Controller",
  218. .hcd_priv_size = sizeof(struct xhci_hcd *),
  219. /*
  220. * generic hardware linkage
  221. */
  222. .irq = xhci_irq,
  223. .flags = HCD_MEMORY | HCD_USB3 | HCD_SHARED,
  224. /*
  225. * basic lifecycle operations
  226. */
  227. .reset = xhci_pci_setup,
  228. .start = xhci_run,
  229. #ifdef CONFIG_PM
  230. .pci_suspend = xhci_pci_suspend,
  231. .pci_resume = xhci_pci_resume,
  232. #endif
  233. .stop = xhci_stop,
  234. .shutdown = xhci_shutdown,
  235. /*
  236. * managing i/o requests and associated device resources
  237. */
  238. .urb_enqueue = xhci_urb_enqueue,
  239. .urb_dequeue = xhci_urb_dequeue,
  240. .alloc_dev = xhci_alloc_dev,
  241. .free_dev = xhci_free_dev,
  242. .alloc_streams = xhci_alloc_streams,
  243. .free_streams = xhci_free_streams,
  244. .add_endpoint = xhci_add_endpoint,
  245. .drop_endpoint = xhci_drop_endpoint,
  246. .endpoint_reset = xhci_endpoint_reset,
  247. .check_bandwidth = xhci_check_bandwidth,
  248. .reset_bandwidth = xhci_reset_bandwidth,
  249. .address_device = xhci_address_device,
  250. .update_hub_device = xhci_update_hub_device,
  251. .reset_device = xhci_discover_or_reset_device,
  252. /*
  253. * scheduling support
  254. */
  255. .get_frame_number = xhci_get_frame,
  256. /* Root hub support */
  257. .hub_control = xhci_hub_control,
  258. .hub_status_data = xhci_hub_status_data,
  259. .bus_suspend = xhci_bus_suspend,
  260. .bus_resume = xhci_bus_resume,
  261. };
  262. /*-------------------------------------------------------------------------*/
  263. /* PCI driver selection metadata; PCI hotplugging uses this */
  264. static const struct pci_device_id pci_ids[] = { {
  265. /* handle any USB 3.0 xHCI controller */
  266. PCI_DEVICE_CLASS(PCI_CLASS_SERIAL_USB_XHCI, ~0),
  267. .driver_data = (unsigned long) &xhci_pci_hc_driver,
  268. },
  269. { /* end: all zeroes */ }
  270. };
  271. MODULE_DEVICE_TABLE(pci, pci_ids);
  272. /* pci driver glue; this is a "new style" PCI driver module */
  273. static struct pci_driver xhci_pci_driver = {
  274. .name = (char *) hcd_name,
  275. .id_table = pci_ids,
  276. .probe = xhci_pci_probe,
  277. .remove = xhci_pci_remove,
  278. /* suspend and resume implemented later */
  279. .shutdown = usb_hcd_pci_shutdown,
  280. #ifdef CONFIG_PM_SLEEP
  281. .driver = {
  282. .pm = &usb_hcd_pci_pm_ops
  283. },
  284. #endif
  285. };
  286. int xhci_register_pci(void)
  287. {
  288. return pci_register_driver(&xhci_pci_driver);
  289. }
  290. void xhci_unregister_pci(void)
  291. {
  292. pci_unregister_driver(&xhci_pci_driver);
  293. }