setup-sh7705.c 4.3 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172
  1. /*
  2. * SH7705 Setup
  3. *
  4. * Copyright (C) 2006 Paul Mundt
  5. * Copyright (C) 2007 Nobuhiro Iwamatsu
  6. *
  7. * This file is subject to the terms and conditions of the GNU General Public
  8. * License. See the file "COPYING" in the main directory of this archive
  9. * for more details.
  10. */
  11. #include <linux/platform_device.h>
  12. #include <linux/init.h>
  13. #include <linux/irq.h>
  14. #include <linux/serial.h>
  15. #include <asm/sci.h>
  16. enum{
  17. UNUSED = 0,
  18. /* interrupt sources */
  19. IRQ0, IRQ1, IRQ2, IRQ3, IRQ4, IRQ5,
  20. PINT07, PINT815,
  21. DMAC_DEI0, DMAC_DEI1, DMAC_DEI2, DMAC_DEI3,
  22. SCIF0_ERI, SCIF0_RXI, SCIF0_TXI,
  23. SCIF2_ERI, SCIF2_RXI, SCIF2_TXI,
  24. ADC_ADI,
  25. USB_USI0, USB_USI1,
  26. TPU0, TPU1, TPU2, TPU3,
  27. TMU0, TMU1, TMU2_TUNI, TMU2_TICPI,
  28. RTC_ATI, RTC_PRI, RTC_CUI,
  29. WDT,
  30. REF_RCMI,
  31. /* interrupt groups */
  32. RTC, TMU2, DMAC, USB, SCIF2, SCIF0,
  33. };
  34. static struct intc_vect vectors[] = {
  35. INTC_VECT(IRQ4, 0x680), INTC_VECT(IRQ5, 0x6a0),
  36. INTC_VECT(PINT07, 0x700), INTC_VECT(PINT815, 0x720),
  37. INTC_VECT(DMAC_DEI0, 0x800), INTC_VECT(DMAC_DEI1, 0x820),
  38. INTC_VECT(DMAC_DEI2, 0x840), INTC_VECT(DMAC_DEI3, 0x860),
  39. INTC_VECT(SCIF0_ERI, 0x880), INTC_VECT(SCIF0_RXI, 0x8a0),
  40. INTC_VECT(SCIF0_TXI, 0x8e0),
  41. INTC_VECT(SCIF2_ERI, 0x900), INTC_VECT(SCIF2_RXI, 0x920),
  42. INTC_VECT(SCIF2_TXI, 0x960),
  43. INTC_VECT(ADC_ADI, 0x980),
  44. INTC_VECT(USB_USI0, 0xa20), INTC_VECT(USB_USI1, 0xa40),
  45. INTC_VECT(TPU0, 0xc00), INTC_VECT(TPU1, 0xc20),
  46. INTC_VECT(TPU3, 0xc80), INTC_VECT(TPU1, 0xca0),
  47. INTC_VECT(TMU0, 0x400), INTC_VECT(TMU1, 0x420),
  48. INTC_VECT(TMU2_TUNI, 0x440), INTC_VECT(TMU2_TICPI, 0x460),
  49. INTC_VECT(RTC_ATI, 0x480), INTC_VECT(RTC_PRI, 0x4a0),
  50. INTC_VECT(RTC_CUI, 0x4c0),
  51. INTC_VECT(WDT, 0x560),
  52. INTC_VECT(REF_RCMI, 0x580),
  53. };
  54. static struct intc_group groups[] = {
  55. INTC_GROUP(RTC, RTC_ATI, RTC_PRI, RTC_CUI),
  56. INTC_GROUP(TMU2, TMU2_TUNI, TMU2_TICPI),
  57. INTC_GROUP(DMAC, DMAC_DEI0, DMAC_DEI1, DMAC_DEI2, DMAC_DEI3),
  58. INTC_GROUP(USB, USB_USI0, USB_USI1),
  59. INTC_GROUP(SCIF0, SCIF0_ERI, SCIF0_RXI, SCIF0_TXI),
  60. INTC_GROUP(SCIF2, SCIF2_ERI, SCIF2_RXI, SCIF2_TXI),
  61. };
  62. static struct intc_prio priorities[] = {
  63. INTC_PRIO(DMAC, 7),
  64. INTC_PRIO(SCIF2, 3),
  65. INTC_PRIO(SCIF0, 3),
  66. };
  67. static struct intc_prio_reg prio_registers[] = {
  68. { 0xfffffee2, 16, 4, /* IPRA */ { TMU0, TMU1, TMU2, RTC } },
  69. { 0xfffffee4, 16, 4, /* IPRB */ { WDT, REF_RCMI, 0, 0 } },
  70. { 0xa4000016, 16, 4, /* IPRC */ { IRQ3, IRQ2, IRQ1, IRQ0 } },
  71. { 0xa4000018, 16, 4, /* IPRD */ { PINT07, PINT815, IRQ4, IRQ5 } },
  72. { 0xa400001a, 16, 4, /* IPRE */ { DMAC, SCIF0, SCIF2, ADC_ADI } },
  73. { 0xa4080000, 16, 4, /* IPRF */ { 0, 0, USB } },
  74. { 0xa4080002, 16, 4, /* IPRG */ { TPU0, TPU1 } },
  75. { 0xa4080004, 16, 4, /* IPRH */ { TPU2, TPU3 } },
  76. };
  77. static DECLARE_INTC_DESC(intc_desc, "sh7705", vectors, groups,
  78. priorities, NULL, prio_registers, NULL);
  79. static struct intc_vect vectors_irq[] = {
  80. INTC_VECT(IRQ0, 0x600), INTC_VECT(IRQ1, 0x620),
  81. INTC_VECT(IRQ2, 0x640), INTC_VECT(IRQ3, 0x660),
  82. };
  83. static DECLARE_INTC_DESC(intc_desc_irq, "sh7705-irq", vectors_irq, NULL,
  84. priorities, NULL, prio_registers, NULL);
  85. static struct plat_sci_port sci_platform_data[] = {
  86. {
  87. .mapbase = 0xa4410000,
  88. .flags = UPF_BOOT_AUTOCONF,
  89. .type = PORT_SCIF,
  90. .irqs = { 56, 57, 59 },
  91. }, {
  92. .mapbase = 0xa4400000,
  93. .flags = UPF_BOOT_AUTOCONF,
  94. .type = PORT_SCIF,
  95. .irqs = { 52, 53, 55 },
  96. }, {
  97. .flags = 0,
  98. }
  99. };
  100. static struct platform_device sci_device = {
  101. .name = "sh-sci",
  102. .id = -1,
  103. .dev = {
  104. .platform_data = sci_platform_data,
  105. },
  106. };
  107. static struct resource rtc_resources[] = {
  108. [0] = {
  109. .start = 0xfffffec0,
  110. .end = 0xfffffec0 + 0x1e,
  111. .flags = IORESOURCE_IO,
  112. },
  113. [1] = {
  114. .start = 20,
  115. .flags = IORESOURCE_IRQ,
  116. },
  117. [2] = {
  118. .start = 21,
  119. .flags = IORESOURCE_IRQ,
  120. },
  121. [3] = {
  122. .start = 22,
  123. .flags = IORESOURCE_IRQ,
  124. },
  125. };
  126. static struct platform_device rtc_device = {
  127. .name = "sh-rtc",
  128. .id = -1,
  129. .num_resources = ARRAY_SIZE(rtc_resources),
  130. .resource = rtc_resources,
  131. };
  132. static struct platform_device *sh7705_devices[] __initdata = {
  133. &sci_device,
  134. &rtc_device,
  135. };
  136. static int __init sh7705_devices_setup(void)
  137. {
  138. return platform_add_devices(sh7705_devices,
  139. ARRAY_SIZE(sh7705_devices));
  140. }
  141. __initcall(sh7705_devices_setup);
  142. void __init plat_irq_setup_pins(int mode)
  143. {
  144. if (mode == IRQ_MODE_IRQ) {
  145. register_intc_controller(&intc_desc_irq);
  146. return;
  147. }
  148. BUG();
  149. }
  150. void __init plat_irq_setup(void)
  151. {
  152. register_intc_controller(&intc_desc);
  153. }