iwl3945-base.c 121 KB

12345678910111213141516171819202122232425262728293031323334353637383940414243444546474849505152535455565758596061626364656667686970717273747576777879808182838485868788899091929394959697989910010110210310410510610710810911011111211311411511611711811912012112212312412512612712812913013113213313413513613713813914014114214314414514614714814915015115215315415515615715815916016116216316416516616716816917017117217317417517617717817918018118218318418518618718818919019119219319419519619719819920020120220320420520620720820921021121221321421521621721821922022122222322422522622722822923023123223323423523623723823924024124224324424524624724824925025125225325425525625725825926026126226326426526626726826927027127227327427527627727827928028128228328428528628728828929029129229329429529629729829930030130230330430530630730830931031131231331431531631731831932032132232332432532632732832933033133233333433533633733833934034134234334434534634734834935035135235335435535635735835936036136236336436536636736836937037137237337437537637737837938038138238338438538638738838939039139239339439539639739839940040140240340440540640740840941041141241341441541641741841942042142242342442542642742842943043143243343443543643743843944044144244344444544644744844945045145245345445545645745845946046146246346446546646746846947047147247347447547647747847948048148248348448548648748848949049149249349449549649749849950050150250350450550650750850951051151251351451551651751851952052152252352452552652752852953053153253353453553653753853954054154254354454554654754854955055155255355455555655755855956056156256356456556656756856957057157257357457557657757857958058158258358458558658758858959059159259359459559659759859960060160260360460560660760860961061161261361461561661761861962062162262362462562662762862963063163263363463563663763863964064164264364464564664764864965065165265365465565665765865966066166266366466566666766866967067167267367467567667767867968068168268368468568668768868969069169269369469569669769869970070170270370470570670770870971071171271371471571671771871972072172272372472572672772872973073173273373473573673773873974074174274374474574674774874975075175275375475575675775875976076176276376476576676776876977077177277377477577677777877978078178278378478578678778878979079179279379479579679779879980080180280380480580680780880981081181281381481581681781881982082182282382482582682782882983083183283383483583683783883984084184284384484584684784884985085185285385485585685785885986086186286386486586686786886987087187287387487587687787887988088188288388488588688788888989089189289389489589689789889990090190290390490590690790890991091191291391491591691791891992092192292392492592692792892993093193293393493593693793893994094194294394494594694794894995095195295395495595695795895996096196296396496596696796896997097197297397497597697797897998098198298398498598698798898999099199299399499599699799899910001001100210031004100510061007100810091010101110121013101410151016101710181019102010211022102310241025102610271028102910301031103210331034103510361037103810391040104110421043104410451046104710481049105010511052105310541055105610571058105910601061106210631064106510661067106810691070107110721073107410751076107710781079108010811082108310841085108610871088108910901091109210931094109510961097109810991100110111021103110411051106110711081109111011111112111311141115111611171118111911201121112211231124112511261127112811291130113111321133113411351136113711381139114011411142114311441145114611471148114911501151115211531154115511561157115811591160116111621163116411651166116711681169117011711172117311741175117611771178117911801181118211831184118511861187118811891190119111921193119411951196119711981199120012011202120312041205120612071208120912101211121212131214121512161217121812191220122112221223122412251226122712281229123012311232123312341235123612371238123912401241124212431244124512461247124812491250125112521253125412551256125712581259126012611262126312641265126612671268126912701271127212731274127512761277127812791280128112821283128412851286128712881289129012911292129312941295129612971298129913001301130213031304130513061307130813091310131113121313131413151316131713181319132013211322132313241325132613271328132913301331133213331334133513361337133813391340134113421343134413451346134713481349135013511352135313541355135613571358135913601361136213631364136513661367136813691370137113721373137413751376137713781379138013811382138313841385138613871388138913901391139213931394139513961397139813991400140114021403140414051406140714081409141014111412141314141415141614171418141914201421142214231424142514261427142814291430143114321433143414351436143714381439144014411442144314441445144614471448144914501451145214531454145514561457145814591460146114621463146414651466146714681469147014711472147314741475147614771478147914801481148214831484148514861487148814891490149114921493149414951496149714981499150015011502150315041505150615071508150915101511151215131514151515161517151815191520152115221523152415251526152715281529153015311532153315341535153615371538153915401541154215431544154515461547154815491550155115521553155415551556155715581559156015611562156315641565156615671568156915701571157215731574157515761577157815791580158115821583158415851586158715881589159015911592159315941595159615971598159916001601160216031604160516061607160816091610161116121613161416151616161716181619162016211622162316241625162616271628162916301631163216331634163516361637163816391640164116421643164416451646164716481649165016511652165316541655165616571658165916601661166216631664166516661667166816691670167116721673167416751676167716781679168016811682168316841685168616871688168916901691169216931694169516961697169816991700170117021703170417051706170717081709171017111712171317141715171617171718171917201721172217231724172517261727172817291730173117321733173417351736173717381739174017411742174317441745174617471748174917501751175217531754175517561757175817591760176117621763176417651766176717681769177017711772177317741775177617771778177917801781178217831784178517861787178817891790179117921793179417951796179717981799180018011802180318041805180618071808180918101811181218131814181518161817181818191820182118221823182418251826182718281829183018311832183318341835183618371838183918401841184218431844184518461847184818491850185118521853185418551856185718581859186018611862186318641865186618671868186918701871187218731874187518761877187818791880188118821883188418851886188718881889189018911892189318941895189618971898189919001901190219031904190519061907190819091910191119121913191419151916191719181919192019211922192319241925192619271928192919301931193219331934193519361937193819391940194119421943194419451946194719481949195019511952195319541955195619571958195919601961196219631964196519661967196819691970197119721973197419751976197719781979198019811982198319841985198619871988198919901991199219931994199519961997199819992000200120022003200420052006200720082009201020112012201320142015201620172018201920202021202220232024202520262027202820292030203120322033203420352036203720382039204020412042204320442045204620472048204920502051205220532054205520562057205820592060206120622063206420652066206720682069207020712072207320742075207620772078207920802081208220832084208520862087208820892090209120922093209420952096209720982099210021012102210321042105210621072108210921102111211221132114211521162117211821192120212121222123212421252126212721282129213021312132213321342135213621372138213921402141214221432144214521462147214821492150215121522153215421552156215721582159216021612162216321642165216621672168216921702171217221732174217521762177217821792180218121822183218421852186218721882189219021912192219321942195219621972198219922002201220222032204220522062207220822092210221122122213221422152216221722182219222022212222222322242225222622272228222922302231223222332234223522362237223822392240224122422243224422452246224722482249225022512252225322542255225622572258225922602261226222632264226522662267226822692270227122722273227422752276227722782279228022812282228322842285228622872288228922902291229222932294229522962297229822992300230123022303230423052306230723082309231023112312231323142315231623172318231923202321232223232324232523262327232823292330233123322333233423352336233723382339234023412342234323442345234623472348234923502351235223532354235523562357235823592360236123622363236423652366236723682369237023712372237323742375237623772378237923802381238223832384238523862387238823892390239123922393239423952396239723982399240024012402240324042405240624072408240924102411241224132414241524162417241824192420242124222423242424252426242724282429243024312432243324342435243624372438243924402441244224432444244524462447244824492450245124522453245424552456245724582459246024612462246324642465246624672468246924702471247224732474247524762477247824792480248124822483248424852486248724882489249024912492249324942495249624972498249925002501250225032504250525062507250825092510251125122513251425152516251725182519252025212522252325242525252625272528252925302531253225332534253525362537253825392540254125422543254425452546254725482549255025512552255325542555255625572558255925602561256225632564256525662567256825692570257125722573257425752576257725782579258025812582258325842585258625872588258925902591259225932594259525962597259825992600260126022603260426052606260726082609261026112612261326142615261626172618261926202621262226232624262526262627262826292630263126322633263426352636263726382639264026412642264326442645264626472648264926502651265226532654265526562657265826592660266126622663266426652666266726682669267026712672267326742675267626772678267926802681268226832684268526862687268826892690269126922693269426952696269726982699270027012702270327042705270627072708270927102711271227132714271527162717271827192720272127222723272427252726272727282729273027312732273327342735273627372738273927402741274227432744274527462747274827492750275127522753275427552756275727582759276027612762276327642765276627672768276927702771277227732774277527762777277827792780278127822783278427852786278727882789279027912792279327942795279627972798279928002801280228032804280528062807280828092810281128122813281428152816281728182819282028212822282328242825282628272828282928302831283228332834283528362837283828392840284128422843284428452846284728482849285028512852285328542855285628572858285928602861286228632864286528662867286828692870287128722873287428752876287728782879288028812882288328842885288628872888288928902891289228932894289528962897289828992900290129022903290429052906290729082909291029112912291329142915291629172918291929202921292229232924292529262927292829292930293129322933293429352936293729382939294029412942294329442945294629472948294929502951295229532954295529562957295829592960296129622963296429652966296729682969297029712972297329742975297629772978297929802981298229832984298529862987298829892990299129922993299429952996299729982999300030013002300330043005300630073008300930103011301230133014301530163017301830193020302130223023302430253026302730283029303030313032303330343035303630373038303930403041304230433044304530463047304830493050305130523053305430553056305730583059306030613062306330643065306630673068306930703071307230733074307530763077307830793080308130823083308430853086308730883089309030913092309330943095309630973098309931003101310231033104310531063107310831093110311131123113311431153116311731183119312031213122312331243125312631273128312931303131313231333134313531363137313831393140314131423143314431453146314731483149315031513152315331543155315631573158315931603161316231633164316531663167316831693170317131723173317431753176317731783179318031813182318331843185318631873188318931903191319231933194319531963197319831993200320132023203320432053206320732083209321032113212321332143215321632173218321932203221322232233224322532263227322832293230323132323233323432353236323732383239324032413242324332443245324632473248324932503251325232533254325532563257325832593260326132623263326432653266326732683269327032713272327332743275327632773278327932803281328232833284328532863287328832893290329132923293329432953296329732983299330033013302330333043305330633073308330933103311331233133314331533163317331833193320332133223323332433253326332733283329333033313332333333343335333633373338333933403341334233433344334533463347334833493350335133523353335433553356335733583359336033613362336333643365336633673368336933703371337233733374337533763377337833793380338133823383338433853386338733883389339033913392339333943395339633973398339934003401340234033404340534063407340834093410341134123413341434153416341734183419342034213422342334243425342634273428342934303431343234333434343534363437343834393440344134423443344434453446344734483449345034513452345334543455345634573458345934603461346234633464346534663467346834693470347134723473347434753476347734783479348034813482348334843485348634873488348934903491349234933494349534963497349834993500350135023503350435053506350735083509351035113512351335143515351635173518351935203521352235233524352535263527352835293530353135323533353435353536353735383539354035413542354335443545354635473548354935503551355235533554355535563557355835593560356135623563356435653566356735683569357035713572357335743575357635773578357935803581358235833584358535863587358835893590359135923593359435953596359735983599360036013602360336043605360636073608360936103611361236133614361536163617361836193620362136223623362436253626362736283629363036313632363336343635363636373638363936403641364236433644364536463647364836493650365136523653365436553656365736583659366036613662366336643665366636673668366936703671367236733674367536763677367836793680368136823683368436853686368736883689369036913692369336943695369636973698369937003701370237033704370537063707370837093710371137123713371437153716371737183719372037213722372337243725372637273728372937303731373237333734373537363737373837393740374137423743374437453746374737483749375037513752375337543755375637573758375937603761376237633764376537663767376837693770377137723773377437753776377737783779378037813782378337843785378637873788378937903791379237933794379537963797379837993800380138023803380438053806380738083809381038113812381338143815381638173818381938203821382238233824382538263827382838293830383138323833383438353836383738383839384038413842384338443845384638473848384938503851385238533854385538563857385838593860386138623863386438653866386738683869387038713872387338743875387638773878387938803881388238833884388538863887388838893890389138923893389438953896389738983899390039013902390339043905390639073908390939103911391239133914391539163917391839193920392139223923392439253926392739283929393039313932393339343935393639373938393939403941394239433944394539463947394839493950395139523953395439553956395739583959396039613962396339643965396639673968396939703971397239733974397539763977397839793980398139823983398439853986398739883989399039913992399339943995399639973998399940004001400240034004400540064007400840094010401140124013401440154016401740184019402040214022402340244025402640274028402940304031403240334034403540364037403840394040404140424043404440454046404740484049405040514052405340544055405640574058405940604061406240634064406540664067406840694070407140724073407440754076407740784079408040814082408340844085408640874088408940904091409240934094409540964097409840994100410141024103410441054106410741084109411041114112411341144115411641174118411941204121412241234124412541264127412841294130413141324133413441354136413741384139414041414142414341444145414641474148414941504151415241534154415541564157415841594160416141624163416441654166416741684169417041714172417341744175417641774178417941804181418241834184418541864187418841894190419141924193419441954196419741984199420042014202420342044205420642074208420942104211421242134214421542164217421842194220422142224223422442254226422742284229423042314232423342344235423642374238423942404241424242434244424542464247424842494250425142524253425442554256425742584259426042614262426342644265426642674268426942704271427242734274427542764277427842794280428142824283428442854286428742884289429042914292429342944295429642974298
  1. /******************************************************************************
  2. *
  3. * Copyright(c) 2003 - 2010 Intel Corporation. All rights reserved.
  4. *
  5. * Portions of this file are derived from the ipw3945 project, as well
  6. * as portions of the ieee80211 subsystem header files.
  7. *
  8. * This program is free software; you can redistribute it and/or modify it
  9. * under the terms of version 2 of the GNU General Public License as
  10. * published by the Free Software Foundation.
  11. *
  12. * This program is distributed in the hope that it will be useful, but WITHOUT
  13. * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
  14. * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for
  15. * more details.
  16. *
  17. * You should have received a copy of the GNU General Public License along with
  18. * this program; if not, write to the Free Software Foundation, Inc.,
  19. * 51 Franklin Street, Fifth Floor, Boston, MA 02110, USA
  20. *
  21. * The full GNU General Public License is included in this distribution in the
  22. * file called LICENSE.
  23. *
  24. * Contact Information:
  25. * Intel Linux Wireless <ilw@linux.intel.com>
  26. * Intel Corporation, 5200 N.E. Elam Young Parkway, Hillsboro, OR 97124-6497
  27. *
  28. *****************************************************************************/
  29. #include <linux/kernel.h>
  30. #include <linux/module.h>
  31. #include <linux/init.h>
  32. #include <linux/pci.h>
  33. #include <linux/slab.h>
  34. #include <linux/dma-mapping.h>
  35. #include <linux/delay.h>
  36. #include <linux/sched.h>
  37. #include <linux/skbuff.h>
  38. #include <linux/netdevice.h>
  39. #include <linux/wireless.h>
  40. #include <linux/firmware.h>
  41. #include <linux/etherdevice.h>
  42. #include <linux/if_arp.h>
  43. #include <net/ieee80211_radiotap.h>
  44. #include <net/mac80211.h>
  45. #include <asm/div64.h>
  46. #define DRV_NAME "iwl3945"
  47. #include "iwl-fh.h"
  48. #include "iwl-3945-fh.h"
  49. #include "iwl-commands.h"
  50. #include "iwl-sta.h"
  51. #include "iwl-3945.h"
  52. #include "iwl-core.h"
  53. #include "iwl-helpers.h"
  54. #include "iwl-dev.h"
  55. #include "iwl-spectrum.h"
  56. /*
  57. * module name, copyright, version, etc.
  58. */
  59. #define DRV_DESCRIPTION \
  60. "Intel(R) PRO/Wireless 3945ABG/BG Network Connection driver for Linux"
  61. #ifdef CONFIG_IWLWIFI_DEBUG
  62. #define VD "d"
  63. #else
  64. #define VD
  65. #endif
  66. /*
  67. * add "s" to indicate spectrum measurement included.
  68. * we add it here to be consistent with previous releases in which
  69. * this was configurable.
  70. */
  71. #define DRV_VERSION IWLWIFI_VERSION VD "s"
  72. #define DRV_COPYRIGHT "Copyright(c) 2003-2010 Intel Corporation"
  73. #define DRV_AUTHOR "<ilw@linux.intel.com>"
  74. MODULE_DESCRIPTION(DRV_DESCRIPTION);
  75. MODULE_VERSION(DRV_VERSION);
  76. MODULE_AUTHOR(DRV_COPYRIGHT " " DRV_AUTHOR);
  77. MODULE_LICENSE("GPL");
  78. /* module parameters */
  79. struct iwl_mod_params iwl3945_mod_params = {
  80. .sw_crypto = 1,
  81. .restart_fw = 1,
  82. /* the rest are 0 by default */
  83. };
  84. /**
  85. * iwl3945_get_antenna_flags - Get antenna flags for RXON command
  86. * @priv: eeprom and antenna fields are used to determine antenna flags
  87. *
  88. * priv->eeprom39 is used to determine if antenna AUX/MAIN are reversed
  89. * iwl3945_mod_params.antenna specifies the antenna diversity mode:
  90. *
  91. * IWL_ANTENNA_DIVERSITY - NIC selects best antenna by itself
  92. * IWL_ANTENNA_MAIN - Force MAIN antenna
  93. * IWL_ANTENNA_AUX - Force AUX antenna
  94. */
  95. __le32 iwl3945_get_antenna_flags(const struct iwl_priv *priv)
  96. {
  97. struct iwl3945_eeprom *eeprom = (struct iwl3945_eeprom *)priv->eeprom;
  98. switch (iwl3945_mod_params.antenna) {
  99. case IWL_ANTENNA_DIVERSITY:
  100. return 0;
  101. case IWL_ANTENNA_MAIN:
  102. if (eeprom->antenna_switch_type)
  103. return RXON_FLG_DIS_DIV_MSK | RXON_FLG_ANT_B_MSK;
  104. return RXON_FLG_DIS_DIV_MSK | RXON_FLG_ANT_A_MSK;
  105. case IWL_ANTENNA_AUX:
  106. if (eeprom->antenna_switch_type)
  107. return RXON_FLG_DIS_DIV_MSK | RXON_FLG_ANT_A_MSK;
  108. return RXON_FLG_DIS_DIV_MSK | RXON_FLG_ANT_B_MSK;
  109. }
  110. /* bad antenna selector value */
  111. IWL_ERR(priv, "Bad antenna selector value (0x%x)\n",
  112. iwl3945_mod_params.antenna);
  113. return 0; /* "diversity" is default if error */
  114. }
  115. static int iwl3945_set_ccmp_dynamic_key_info(struct iwl_priv *priv,
  116. struct ieee80211_key_conf *keyconf,
  117. u8 sta_id)
  118. {
  119. unsigned long flags;
  120. __le16 key_flags = 0;
  121. int ret;
  122. key_flags |= (STA_KEY_FLG_CCMP | STA_KEY_FLG_MAP_KEY_MSK);
  123. key_flags |= cpu_to_le16(keyconf->keyidx << STA_KEY_FLG_KEYID_POS);
  124. if (sta_id == priv->hw_params.bcast_sta_id)
  125. key_flags |= STA_KEY_MULTICAST_MSK;
  126. keyconf->flags |= IEEE80211_KEY_FLAG_GENERATE_IV;
  127. keyconf->hw_key_idx = keyconf->keyidx;
  128. key_flags &= ~STA_KEY_FLG_INVALID;
  129. spin_lock_irqsave(&priv->sta_lock, flags);
  130. priv->stations[sta_id].keyinfo.alg = keyconf->alg;
  131. priv->stations[sta_id].keyinfo.keylen = keyconf->keylen;
  132. memcpy(priv->stations[sta_id].keyinfo.key, keyconf->key,
  133. keyconf->keylen);
  134. memcpy(priv->stations[sta_id].sta.key.key, keyconf->key,
  135. keyconf->keylen);
  136. if ((priv->stations[sta_id].sta.key.key_flags & STA_KEY_FLG_ENCRYPT_MSK)
  137. == STA_KEY_FLG_NO_ENC)
  138. priv->stations[sta_id].sta.key.key_offset =
  139. iwl_get_free_ucode_key_index(priv);
  140. /* else, we are overriding an existing key => no need to allocated room
  141. * in uCode. */
  142. WARN(priv->stations[sta_id].sta.key.key_offset == WEP_INVALID_OFFSET,
  143. "no space for a new key");
  144. priv->stations[sta_id].sta.key.key_flags = key_flags;
  145. priv->stations[sta_id].sta.sta.modify_mask = STA_MODIFY_KEY_MASK;
  146. priv->stations[sta_id].sta.mode = STA_CONTROL_MODIFY_MSK;
  147. IWL_DEBUG_INFO(priv, "hwcrypto: modify ucode station key info\n");
  148. ret = iwl_send_add_sta(priv, &priv->stations[sta_id].sta, CMD_ASYNC);
  149. spin_unlock_irqrestore(&priv->sta_lock, flags);
  150. return ret;
  151. }
  152. static int iwl3945_set_tkip_dynamic_key_info(struct iwl_priv *priv,
  153. struct ieee80211_key_conf *keyconf,
  154. u8 sta_id)
  155. {
  156. return -EOPNOTSUPP;
  157. }
  158. static int iwl3945_set_wep_dynamic_key_info(struct iwl_priv *priv,
  159. struct ieee80211_key_conf *keyconf,
  160. u8 sta_id)
  161. {
  162. return -EOPNOTSUPP;
  163. }
  164. static int iwl3945_clear_sta_key_info(struct iwl_priv *priv, u8 sta_id)
  165. {
  166. unsigned long flags;
  167. spin_lock_irqsave(&priv->sta_lock, flags);
  168. memset(&priv->stations[sta_id].keyinfo, 0, sizeof(struct iwl_hw_key));
  169. memset(&priv->stations[sta_id].sta.key, 0,
  170. sizeof(struct iwl4965_keyinfo));
  171. priv->stations[sta_id].sta.key.key_flags = STA_KEY_FLG_NO_ENC;
  172. priv->stations[sta_id].sta.sta.modify_mask = STA_MODIFY_KEY_MASK;
  173. priv->stations[sta_id].sta.mode = STA_CONTROL_MODIFY_MSK;
  174. spin_unlock_irqrestore(&priv->sta_lock, flags);
  175. IWL_DEBUG_INFO(priv, "hwcrypto: clear ucode station key info\n");
  176. iwl_send_add_sta(priv, &priv->stations[sta_id].sta, 0);
  177. return 0;
  178. }
  179. static int iwl3945_set_dynamic_key(struct iwl_priv *priv,
  180. struct ieee80211_key_conf *keyconf, u8 sta_id)
  181. {
  182. int ret = 0;
  183. keyconf->hw_key_idx = HW_KEY_DYNAMIC;
  184. switch (keyconf->alg) {
  185. case ALG_CCMP:
  186. ret = iwl3945_set_ccmp_dynamic_key_info(priv, keyconf, sta_id);
  187. break;
  188. case ALG_TKIP:
  189. ret = iwl3945_set_tkip_dynamic_key_info(priv, keyconf, sta_id);
  190. break;
  191. case ALG_WEP:
  192. ret = iwl3945_set_wep_dynamic_key_info(priv, keyconf, sta_id);
  193. break;
  194. default:
  195. IWL_ERR(priv, "Unknown alg: %s alg = %d\n", __func__, keyconf->alg);
  196. ret = -EINVAL;
  197. }
  198. IWL_DEBUG_WEP(priv, "Set dynamic key: alg= %d len=%d idx=%d sta=%d ret=%d\n",
  199. keyconf->alg, keyconf->keylen, keyconf->keyidx,
  200. sta_id, ret);
  201. return ret;
  202. }
  203. static int iwl3945_remove_static_key(struct iwl_priv *priv)
  204. {
  205. int ret = -EOPNOTSUPP;
  206. return ret;
  207. }
  208. static int iwl3945_set_static_key(struct iwl_priv *priv,
  209. struct ieee80211_key_conf *key)
  210. {
  211. if (key->alg == ALG_WEP)
  212. return -EOPNOTSUPP;
  213. IWL_ERR(priv, "Static key invalid: alg %d\n", key->alg);
  214. return -EINVAL;
  215. }
  216. static void iwl3945_clear_free_frames(struct iwl_priv *priv)
  217. {
  218. struct list_head *element;
  219. IWL_DEBUG_INFO(priv, "%d frames on pre-allocated heap on clear.\n",
  220. priv->frames_count);
  221. while (!list_empty(&priv->free_frames)) {
  222. element = priv->free_frames.next;
  223. list_del(element);
  224. kfree(list_entry(element, struct iwl3945_frame, list));
  225. priv->frames_count--;
  226. }
  227. if (priv->frames_count) {
  228. IWL_WARN(priv, "%d frames still in use. Did we lose one?\n",
  229. priv->frames_count);
  230. priv->frames_count = 0;
  231. }
  232. }
  233. static struct iwl3945_frame *iwl3945_get_free_frame(struct iwl_priv *priv)
  234. {
  235. struct iwl3945_frame *frame;
  236. struct list_head *element;
  237. if (list_empty(&priv->free_frames)) {
  238. frame = kzalloc(sizeof(*frame), GFP_KERNEL);
  239. if (!frame) {
  240. IWL_ERR(priv, "Could not allocate frame!\n");
  241. return NULL;
  242. }
  243. priv->frames_count++;
  244. return frame;
  245. }
  246. element = priv->free_frames.next;
  247. list_del(element);
  248. return list_entry(element, struct iwl3945_frame, list);
  249. }
  250. static void iwl3945_free_frame(struct iwl_priv *priv, struct iwl3945_frame *frame)
  251. {
  252. memset(frame, 0, sizeof(*frame));
  253. list_add(&frame->list, &priv->free_frames);
  254. }
  255. unsigned int iwl3945_fill_beacon_frame(struct iwl_priv *priv,
  256. struct ieee80211_hdr *hdr,
  257. int left)
  258. {
  259. if (!iwl_is_associated(priv) || !priv->ibss_beacon ||
  260. ((priv->iw_mode != NL80211_IFTYPE_ADHOC) &&
  261. (priv->iw_mode != NL80211_IFTYPE_AP)))
  262. return 0;
  263. if (priv->ibss_beacon->len > left)
  264. return 0;
  265. memcpy(hdr, priv->ibss_beacon->data, priv->ibss_beacon->len);
  266. return priv->ibss_beacon->len;
  267. }
  268. static int iwl3945_send_beacon_cmd(struct iwl_priv *priv)
  269. {
  270. struct iwl3945_frame *frame;
  271. unsigned int frame_size;
  272. int rc;
  273. u8 rate;
  274. frame = iwl3945_get_free_frame(priv);
  275. if (!frame) {
  276. IWL_ERR(priv, "Could not obtain free frame buffer for beacon "
  277. "command.\n");
  278. return -ENOMEM;
  279. }
  280. rate = iwl_rate_get_lowest_plcp(priv);
  281. frame_size = iwl3945_hw_get_beacon_cmd(priv, frame, rate);
  282. rc = iwl_send_cmd_pdu(priv, REPLY_TX_BEACON, frame_size,
  283. &frame->u.cmd[0]);
  284. iwl3945_free_frame(priv, frame);
  285. return rc;
  286. }
  287. static void iwl3945_unset_hw_params(struct iwl_priv *priv)
  288. {
  289. if (priv->_3945.shared_virt)
  290. dma_free_coherent(&priv->pci_dev->dev,
  291. sizeof(struct iwl3945_shared),
  292. priv->_3945.shared_virt,
  293. priv->_3945.shared_phys);
  294. }
  295. static void iwl3945_build_tx_cmd_hwcrypto(struct iwl_priv *priv,
  296. struct ieee80211_tx_info *info,
  297. struct iwl_device_cmd *cmd,
  298. struct sk_buff *skb_frag,
  299. int sta_id)
  300. {
  301. struct iwl3945_tx_cmd *tx_cmd = (struct iwl3945_tx_cmd *)cmd->cmd.payload;
  302. struct iwl_hw_key *keyinfo = &priv->stations[sta_id].keyinfo;
  303. switch (keyinfo->alg) {
  304. case ALG_CCMP:
  305. tx_cmd->sec_ctl = TX_CMD_SEC_CCM;
  306. memcpy(tx_cmd->key, keyinfo->key, keyinfo->keylen);
  307. IWL_DEBUG_TX(priv, "tx_cmd with AES hwcrypto\n");
  308. break;
  309. case ALG_TKIP:
  310. break;
  311. case ALG_WEP:
  312. tx_cmd->sec_ctl = TX_CMD_SEC_WEP |
  313. (info->control.hw_key->hw_key_idx & TX_CMD_SEC_MSK) << TX_CMD_SEC_SHIFT;
  314. if (keyinfo->keylen == 13)
  315. tx_cmd->sec_ctl |= TX_CMD_SEC_KEY128;
  316. memcpy(&tx_cmd->key[3], keyinfo->key, keyinfo->keylen);
  317. IWL_DEBUG_TX(priv, "Configuring packet for WEP encryption "
  318. "with key %d\n", info->control.hw_key->hw_key_idx);
  319. break;
  320. default:
  321. IWL_ERR(priv, "Unknown encode alg %d\n", keyinfo->alg);
  322. break;
  323. }
  324. }
  325. /*
  326. * handle build REPLY_TX command notification.
  327. */
  328. static void iwl3945_build_tx_cmd_basic(struct iwl_priv *priv,
  329. struct iwl_device_cmd *cmd,
  330. struct ieee80211_tx_info *info,
  331. struct ieee80211_hdr *hdr, u8 std_id)
  332. {
  333. struct iwl3945_tx_cmd *tx_cmd = (struct iwl3945_tx_cmd *)cmd->cmd.payload;
  334. __le32 tx_flags = tx_cmd->tx_flags;
  335. __le16 fc = hdr->frame_control;
  336. tx_cmd->stop_time.life_time = TX_CMD_LIFE_TIME_INFINITE;
  337. if (!(info->flags & IEEE80211_TX_CTL_NO_ACK)) {
  338. tx_flags |= TX_CMD_FLG_ACK_MSK;
  339. if (ieee80211_is_mgmt(fc))
  340. tx_flags |= TX_CMD_FLG_SEQ_CTL_MSK;
  341. if (ieee80211_is_probe_resp(fc) &&
  342. !(le16_to_cpu(hdr->seq_ctrl) & 0xf))
  343. tx_flags |= TX_CMD_FLG_TSF_MSK;
  344. } else {
  345. tx_flags &= (~TX_CMD_FLG_ACK_MSK);
  346. tx_flags |= TX_CMD_FLG_SEQ_CTL_MSK;
  347. }
  348. tx_cmd->sta_id = std_id;
  349. if (ieee80211_has_morefrags(fc))
  350. tx_flags |= TX_CMD_FLG_MORE_FRAG_MSK;
  351. if (ieee80211_is_data_qos(fc)) {
  352. u8 *qc = ieee80211_get_qos_ctl(hdr);
  353. tx_cmd->tid_tspec = qc[0] & 0xf;
  354. tx_flags &= ~TX_CMD_FLG_SEQ_CTL_MSK;
  355. } else {
  356. tx_flags |= TX_CMD_FLG_SEQ_CTL_MSK;
  357. }
  358. priv->cfg->ops->utils->rts_tx_cmd_flag(info, &tx_flags);
  359. if ((tx_flags & TX_CMD_FLG_RTS_MSK) || (tx_flags & TX_CMD_FLG_CTS_MSK))
  360. tx_flags |= TX_CMD_FLG_FULL_TXOP_PROT_MSK;
  361. tx_flags &= ~(TX_CMD_FLG_ANT_SEL_MSK);
  362. if (ieee80211_is_mgmt(fc)) {
  363. if (ieee80211_is_assoc_req(fc) || ieee80211_is_reassoc_req(fc))
  364. tx_cmd->timeout.pm_frame_timeout = cpu_to_le16(3);
  365. else
  366. tx_cmd->timeout.pm_frame_timeout = cpu_to_le16(2);
  367. } else {
  368. tx_cmd->timeout.pm_frame_timeout = 0;
  369. }
  370. tx_cmd->driver_txop = 0;
  371. tx_cmd->tx_flags = tx_flags;
  372. tx_cmd->next_frame_len = 0;
  373. }
  374. /*
  375. * start REPLY_TX command process
  376. */
  377. static int iwl3945_tx_skb(struct iwl_priv *priv, struct sk_buff *skb)
  378. {
  379. struct ieee80211_hdr *hdr = (struct ieee80211_hdr *)skb->data;
  380. struct ieee80211_tx_info *info = IEEE80211_SKB_CB(skb);
  381. struct iwl3945_tx_cmd *tx_cmd;
  382. struct iwl_tx_queue *txq = NULL;
  383. struct iwl_queue *q = NULL;
  384. struct iwl_device_cmd *out_cmd;
  385. struct iwl_cmd_meta *out_meta;
  386. dma_addr_t phys_addr;
  387. dma_addr_t txcmd_phys;
  388. int txq_id = skb_get_queue_mapping(skb);
  389. u16 len, idx, len_org, hdr_len; /* TODO: len_org is not used */
  390. u8 id;
  391. u8 unicast;
  392. u8 sta_id;
  393. u8 tid = 0;
  394. u16 seq_number = 0;
  395. __le16 fc;
  396. u8 wait_write_ptr = 0;
  397. u8 *qc = NULL;
  398. unsigned long flags;
  399. spin_lock_irqsave(&priv->lock, flags);
  400. if (iwl_is_rfkill(priv)) {
  401. IWL_DEBUG_DROP(priv, "Dropping - RF KILL\n");
  402. goto drop_unlock;
  403. }
  404. if ((ieee80211_get_tx_rate(priv->hw, info)->hw_value & 0xFF) == IWL_INVALID_RATE) {
  405. IWL_ERR(priv, "ERROR: No TX rate available.\n");
  406. goto drop_unlock;
  407. }
  408. unicast = !is_multicast_ether_addr(hdr->addr1);
  409. id = 0;
  410. fc = hdr->frame_control;
  411. #ifdef CONFIG_IWLWIFI_DEBUG
  412. if (ieee80211_is_auth(fc))
  413. IWL_DEBUG_TX(priv, "Sending AUTH frame\n");
  414. else if (ieee80211_is_assoc_req(fc))
  415. IWL_DEBUG_TX(priv, "Sending ASSOC frame\n");
  416. else if (ieee80211_is_reassoc_req(fc))
  417. IWL_DEBUG_TX(priv, "Sending REASSOC frame\n");
  418. #endif
  419. spin_unlock_irqrestore(&priv->lock, flags);
  420. hdr_len = ieee80211_hdrlen(fc);
  421. /* Find index into station table for destination station */
  422. if (!info->control.sta)
  423. sta_id = priv->hw_params.bcast_sta_id;
  424. else
  425. sta_id = iwl_sta_id(info->control.sta);
  426. if (sta_id == IWL_INVALID_STATION) {
  427. IWL_DEBUG_DROP(priv, "Dropping - INVALID STATION: %pM\n",
  428. hdr->addr1);
  429. goto drop;
  430. }
  431. IWL_DEBUG_RATE(priv, "station Id %d\n", sta_id);
  432. if (ieee80211_is_data_qos(fc)) {
  433. qc = ieee80211_get_qos_ctl(hdr);
  434. tid = qc[0] & IEEE80211_QOS_CTL_TID_MASK;
  435. if (unlikely(tid >= MAX_TID_COUNT))
  436. goto drop;
  437. seq_number = priv->stations[sta_id].tid[tid].seq_number &
  438. IEEE80211_SCTL_SEQ;
  439. hdr->seq_ctrl = cpu_to_le16(seq_number) |
  440. (hdr->seq_ctrl &
  441. cpu_to_le16(IEEE80211_SCTL_FRAG));
  442. seq_number += 0x10;
  443. }
  444. /* Descriptor for chosen Tx queue */
  445. txq = &priv->txq[txq_id];
  446. q = &txq->q;
  447. if ((iwl_queue_space(q) < q->high_mark))
  448. goto drop;
  449. spin_lock_irqsave(&priv->lock, flags);
  450. idx = get_cmd_index(q, q->write_ptr, 0);
  451. /* Set up driver data for this TFD */
  452. memset(&(txq->txb[q->write_ptr]), 0, sizeof(struct iwl_tx_info));
  453. txq->txb[q->write_ptr].skb[0] = skb;
  454. /* Init first empty entry in queue's array of Tx/cmd buffers */
  455. out_cmd = txq->cmd[idx];
  456. out_meta = &txq->meta[idx];
  457. tx_cmd = (struct iwl3945_tx_cmd *)out_cmd->cmd.payload;
  458. memset(&out_cmd->hdr, 0, sizeof(out_cmd->hdr));
  459. memset(tx_cmd, 0, sizeof(*tx_cmd));
  460. /*
  461. * Set up the Tx-command (not MAC!) header.
  462. * Store the chosen Tx queue and TFD index within the sequence field;
  463. * after Tx, uCode's Tx response will return this value so driver can
  464. * locate the frame within the tx queue and do post-tx processing.
  465. */
  466. out_cmd->hdr.cmd = REPLY_TX;
  467. out_cmd->hdr.sequence = cpu_to_le16((u16)(QUEUE_TO_SEQ(txq_id) |
  468. INDEX_TO_SEQ(q->write_ptr)));
  469. /* Copy MAC header from skb into command buffer */
  470. memcpy(tx_cmd->hdr, hdr, hdr_len);
  471. if (info->control.hw_key)
  472. iwl3945_build_tx_cmd_hwcrypto(priv, info, out_cmd, skb, sta_id);
  473. /* TODO need this for burst mode later on */
  474. iwl3945_build_tx_cmd_basic(priv, out_cmd, info, hdr, sta_id);
  475. /* set is_hcca to 0; it probably will never be implemented */
  476. iwl3945_hw_build_tx_cmd_rate(priv, out_cmd, info, hdr, sta_id, 0);
  477. /* Total # bytes to be transmitted */
  478. len = (u16)skb->len;
  479. tx_cmd->len = cpu_to_le16(len);
  480. iwl_dbg_log_tx_data_frame(priv, len, hdr);
  481. iwl_update_stats(priv, true, fc, len);
  482. tx_cmd->tx_flags &= ~TX_CMD_FLG_ANT_A_MSK;
  483. tx_cmd->tx_flags &= ~TX_CMD_FLG_ANT_B_MSK;
  484. if (!ieee80211_has_morefrags(hdr->frame_control)) {
  485. txq->need_update = 1;
  486. if (qc)
  487. priv->stations[sta_id].tid[tid].seq_number = seq_number;
  488. } else {
  489. wait_write_ptr = 1;
  490. txq->need_update = 0;
  491. }
  492. IWL_DEBUG_TX(priv, "sequence nr = 0X%x\n",
  493. le16_to_cpu(out_cmd->hdr.sequence));
  494. IWL_DEBUG_TX(priv, "tx_flags = 0X%x\n", le32_to_cpu(tx_cmd->tx_flags));
  495. iwl_print_hex_dump(priv, IWL_DL_TX, tx_cmd, sizeof(*tx_cmd));
  496. iwl_print_hex_dump(priv, IWL_DL_TX, (u8 *)tx_cmd->hdr,
  497. ieee80211_hdrlen(fc));
  498. /*
  499. * Use the first empty entry in this queue's command buffer array
  500. * to contain the Tx command and MAC header concatenated together
  501. * (payload data will be in another buffer).
  502. * Size of this varies, due to varying MAC header length.
  503. * If end is not dword aligned, we'll have 2 extra bytes at the end
  504. * of the MAC header (device reads on dword boundaries).
  505. * We'll tell device about this padding later.
  506. */
  507. len = sizeof(struct iwl3945_tx_cmd) +
  508. sizeof(struct iwl_cmd_header) + hdr_len;
  509. len_org = len;
  510. len = (len + 3) & ~3;
  511. if (len_org != len)
  512. len_org = 1;
  513. else
  514. len_org = 0;
  515. /* Physical address of this Tx command's header (not MAC header!),
  516. * within command buffer array. */
  517. txcmd_phys = pci_map_single(priv->pci_dev, &out_cmd->hdr,
  518. len, PCI_DMA_TODEVICE);
  519. /* we do not map meta data ... so we can safely access address to
  520. * provide to unmap command*/
  521. pci_unmap_addr_set(out_meta, mapping, txcmd_phys);
  522. pci_unmap_len_set(out_meta, len, len);
  523. /* Add buffer containing Tx command and MAC(!) header to TFD's
  524. * first entry */
  525. priv->cfg->ops->lib->txq_attach_buf_to_tfd(priv, txq,
  526. txcmd_phys, len, 1, 0);
  527. /* Set up TFD's 2nd entry to point directly to remainder of skb,
  528. * if any (802.11 null frames have no payload). */
  529. len = skb->len - hdr_len;
  530. if (len) {
  531. phys_addr = pci_map_single(priv->pci_dev, skb->data + hdr_len,
  532. len, PCI_DMA_TODEVICE);
  533. priv->cfg->ops->lib->txq_attach_buf_to_tfd(priv, txq,
  534. phys_addr, len,
  535. 0, U32_PAD(len));
  536. }
  537. /* Tell device the write index *just past* this latest filled TFD */
  538. q->write_ptr = iwl_queue_inc_wrap(q->write_ptr, q->n_bd);
  539. iwl_txq_update_write_ptr(priv, txq);
  540. spin_unlock_irqrestore(&priv->lock, flags);
  541. if ((iwl_queue_space(q) < q->high_mark)
  542. && priv->mac80211_registered) {
  543. if (wait_write_ptr) {
  544. spin_lock_irqsave(&priv->lock, flags);
  545. txq->need_update = 1;
  546. iwl_txq_update_write_ptr(priv, txq);
  547. spin_unlock_irqrestore(&priv->lock, flags);
  548. }
  549. iwl_stop_queue(priv, skb_get_queue_mapping(skb));
  550. }
  551. return 0;
  552. drop_unlock:
  553. spin_unlock_irqrestore(&priv->lock, flags);
  554. drop:
  555. return -1;
  556. }
  557. #define BEACON_TIME_MASK_LOW 0x00FFFFFF
  558. #define BEACON_TIME_MASK_HIGH 0xFF000000
  559. #define TIME_UNIT 1024
  560. /*
  561. * extended beacon time format
  562. * time in usec will be changed into a 32-bit value in 8:24 format
  563. * the high 1 byte is the beacon counts
  564. * the lower 3 bytes is the time in usec within one beacon interval
  565. */
  566. static u32 iwl3945_usecs_to_beacons(u32 usec, u32 beacon_interval)
  567. {
  568. u32 quot;
  569. u32 rem;
  570. u32 interval = beacon_interval * 1024;
  571. if (!interval || !usec)
  572. return 0;
  573. quot = (usec / interval) & (BEACON_TIME_MASK_HIGH >> 24);
  574. rem = (usec % interval) & BEACON_TIME_MASK_LOW;
  575. return (quot << 24) + rem;
  576. }
  577. /* base is usually what we get from ucode with each received frame,
  578. * the same as HW timer counter counting down
  579. */
  580. static __le32 iwl3945_add_beacon_time(u32 base, u32 addon, u32 beacon_interval)
  581. {
  582. u32 base_low = base & BEACON_TIME_MASK_LOW;
  583. u32 addon_low = addon & BEACON_TIME_MASK_LOW;
  584. u32 interval = beacon_interval * TIME_UNIT;
  585. u32 res = (base & BEACON_TIME_MASK_HIGH) +
  586. (addon & BEACON_TIME_MASK_HIGH);
  587. if (base_low > addon_low)
  588. res += base_low - addon_low;
  589. else if (base_low < addon_low) {
  590. res += interval + base_low - addon_low;
  591. res += (1 << 24);
  592. } else
  593. res += (1 << 24);
  594. return cpu_to_le32(res);
  595. }
  596. static int iwl3945_get_measurement(struct iwl_priv *priv,
  597. struct ieee80211_measurement_params *params,
  598. u8 type)
  599. {
  600. struct iwl_spectrum_cmd spectrum;
  601. struct iwl_rx_packet *pkt;
  602. struct iwl_host_cmd cmd = {
  603. .id = REPLY_SPECTRUM_MEASUREMENT_CMD,
  604. .data = (void *)&spectrum,
  605. .flags = CMD_WANT_SKB,
  606. };
  607. u32 add_time = le64_to_cpu(params->start_time);
  608. int rc;
  609. int spectrum_resp_status;
  610. int duration = le16_to_cpu(params->duration);
  611. if (iwl_is_associated(priv))
  612. add_time =
  613. iwl3945_usecs_to_beacons(
  614. le64_to_cpu(params->start_time) - priv->_3945.last_tsf,
  615. le16_to_cpu(priv->rxon_timing.beacon_interval));
  616. memset(&spectrum, 0, sizeof(spectrum));
  617. spectrum.channel_count = cpu_to_le16(1);
  618. spectrum.flags =
  619. RXON_FLG_TSF2HOST_MSK | RXON_FLG_ANT_A_MSK | RXON_FLG_DIS_DIV_MSK;
  620. spectrum.filter_flags = MEASUREMENT_FILTER_FLAG;
  621. cmd.len = sizeof(spectrum);
  622. spectrum.len = cpu_to_le16(cmd.len - sizeof(spectrum.len));
  623. if (iwl_is_associated(priv))
  624. spectrum.start_time =
  625. iwl3945_add_beacon_time(priv->_3945.last_beacon_time,
  626. add_time,
  627. le16_to_cpu(priv->rxon_timing.beacon_interval));
  628. else
  629. spectrum.start_time = 0;
  630. spectrum.channels[0].duration = cpu_to_le32(duration * TIME_UNIT);
  631. spectrum.channels[0].channel = params->channel;
  632. spectrum.channels[0].type = type;
  633. if (priv->active_rxon.flags & RXON_FLG_BAND_24G_MSK)
  634. spectrum.flags |= RXON_FLG_BAND_24G_MSK |
  635. RXON_FLG_AUTO_DETECT_MSK | RXON_FLG_TGG_PROTECT_MSK;
  636. rc = iwl_send_cmd_sync(priv, &cmd);
  637. if (rc)
  638. return rc;
  639. pkt = (struct iwl_rx_packet *)cmd.reply_page;
  640. if (pkt->hdr.flags & IWL_CMD_FAILED_MSK) {
  641. IWL_ERR(priv, "Bad return from REPLY_RX_ON_ASSOC command\n");
  642. rc = -EIO;
  643. }
  644. spectrum_resp_status = le16_to_cpu(pkt->u.spectrum.status);
  645. switch (spectrum_resp_status) {
  646. case 0: /* Command will be handled */
  647. if (pkt->u.spectrum.id != 0xff) {
  648. IWL_DEBUG_INFO(priv, "Replaced existing measurement: %d\n",
  649. pkt->u.spectrum.id);
  650. priv->measurement_status &= ~MEASUREMENT_READY;
  651. }
  652. priv->measurement_status |= MEASUREMENT_ACTIVE;
  653. rc = 0;
  654. break;
  655. case 1: /* Command will not be handled */
  656. rc = -EAGAIN;
  657. break;
  658. }
  659. iwl_free_pages(priv, cmd.reply_page);
  660. return rc;
  661. }
  662. static void iwl3945_rx_reply_alive(struct iwl_priv *priv,
  663. struct iwl_rx_mem_buffer *rxb)
  664. {
  665. struct iwl_rx_packet *pkt = rxb_addr(rxb);
  666. struct iwl_alive_resp *palive;
  667. struct delayed_work *pwork;
  668. palive = &pkt->u.alive_frame;
  669. IWL_DEBUG_INFO(priv, "Alive ucode status 0x%08X revision "
  670. "0x%01X 0x%01X\n",
  671. palive->is_valid, palive->ver_type,
  672. palive->ver_subtype);
  673. if (palive->ver_subtype == INITIALIZE_SUBTYPE) {
  674. IWL_DEBUG_INFO(priv, "Initialization Alive received.\n");
  675. memcpy(&priv->card_alive_init, &pkt->u.alive_frame,
  676. sizeof(struct iwl_alive_resp));
  677. pwork = &priv->init_alive_start;
  678. } else {
  679. IWL_DEBUG_INFO(priv, "Runtime Alive received.\n");
  680. memcpy(&priv->card_alive, &pkt->u.alive_frame,
  681. sizeof(struct iwl_alive_resp));
  682. pwork = &priv->alive_start;
  683. iwl3945_disable_events(priv);
  684. }
  685. /* We delay the ALIVE response by 5ms to
  686. * give the HW RF Kill time to activate... */
  687. if (palive->is_valid == UCODE_VALID_OK)
  688. queue_delayed_work(priv->workqueue, pwork,
  689. msecs_to_jiffies(5));
  690. else
  691. IWL_WARN(priv, "uCode did not respond OK.\n");
  692. }
  693. static void iwl3945_rx_reply_add_sta(struct iwl_priv *priv,
  694. struct iwl_rx_mem_buffer *rxb)
  695. {
  696. #ifdef CONFIG_IWLWIFI_DEBUG
  697. struct iwl_rx_packet *pkt = rxb_addr(rxb);
  698. #endif
  699. IWL_DEBUG_RX(priv, "Received REPLY_ADD_STA: 0x%02X\n", pkt->u.status);
  700. return;
  701. }
  702. static void iwl3945_bg_beacon_update(struct work_struct *work)
  703. {
  704. struct iwl_priv *priv =
  705. container_of(work, struct iwl_priv, beacon_update);
  706. struct sk_buff *beacon;
  707. /* Pull updated AP beacon from mac80211. will fail if not in AP mode */
  708. beacon = ieee80211_beacon_get(priv->hw, priv->vif);
  709. if (!beacon) {
  710. IWL_ERR(priv, "update beacon failed\n");
  711. return;
  712. }
  713. mutex_lock(&priv->mutex);
  714. /* new beacon skb is allocated every time; dispose previous.*/
  715. if (priv->ibss_beacon)
  716. dev_kfree_skb(priv->ibss_beacon);
  717. priv->ibss_beacon = beacon;
  718. mutex_unlock(&priv->mutex);
  719. iwl3945_send_beacon_cmd(priv);
  720. }
  721. static void iwl3945_rx_beacon_notif(struct iwl_priv *priv,
  722. struct iwl_rx_mem_buffer *rxb)
  723. {
  724. #ifdef CONFIG_IWLWIFI_DEBUG
  725. struct iwl_rx_packet *pkt = rxb_addr(rxb);
  726. struct iwl3945_beacon_notif *beacon = &(pkt->u.beacon_status);
  727. u8 rate = beacon->beacon_notify_hdr.rate;
  728. IWL_DEBUG_RX(priv, "beacon status %x retries %d iss %d "
  729. "tsf %d %d rate %d\n",
  730. le32_to_cpu(beacon->beacon_notify_hdr.status) & TX_STATUS_MSK,
  731. beacon->beacon_notify_hdr.failure_frame,
  732. le32_to_cpu(beacon->ibss_mgr_status),
  733. le32_to_cpu(beacon->high_tsf),
  734. le32_to_cpu(beacon->low_tsf), rate);
  735. #endif
  736. if ((priv->iw_mode == NL80211_IFTYPE_AP) &&
  737. (!test_bit(STATUS_EXIT_PENDING, &priv->status)))
  738. queue_work(priv->workqueue, &priv->beacon_update);
  739. }
  740. /* Handle notification from uCode that card's power state is changing
  741. * due to software, hardware, or critical temperature RFKILL */
  742. static void iwl3945_rx_card_state_notif(struct iwl_priv *priv,
  743. struct iwl_rx_mem_buffer *rxb)
  744. {
  745. struct iwl_rx_packet *pkt = rxb_addr(rxb);
  746. u32 flags = le32_to_cpu(pkt->u.card_state_notif.flags);
  747. unsigned long status = priv->status;
  748. IWL_WARN(priv, "Card state received: HW:%s SW:%s\n",
  749. (flags & HW_CARD_DISABLED) ? "Kill" : "On",
  750. (flags & SW_CARD_DISABLED) ? "Kill" : "On");
  751. iwl_write32(priv, CSR_UCODE_DRV_GP1_SET,
  752. CSR_UCODE_DRV_GP1_BIT_CMD_BLOCKED);
  753. if (flags & HW_CARD_DISABLED)
  754. set_bit(STATUS_RF_KILL_HW, &priv->status);
  755. else
  756. clear_bit(STATUS_RF_KILL_HW, &priv->status);
  757. iwl_scan_cancel(priv);
  758. if ((test_bit(STATUS_RF_KILL_HW, &status) !=
  759. test_bit(STATUS_RF_KILL_HW, &priv->status)))
  760. wiphy_rfkill_set_hw_state(priv->hw->wiphy,
  761. test_bit(STATUS_RF_KILL_HW, &priv->status));
  762. else
  763. wake_up_interruptible(&priv->wait_command_queue);
  764. }
  765. /**
  766. * iwl3945_setup_rx_handlers - Initialize Rx handler callbacks
  767. *
  768. * Setup the RX handlers for each of the reply types sent from the uCode
  769. * to the host.
  770. *
  771. * This function chains into the hardware specific files for them to setup
  772. * any hardware specific handlers as well.
  773. */
  774. static void iwl3945_setup_rx_handlers(struct iwl_priv *priv)
  775. {
  776. priv->rx_handlers[REPLY_ALIVE] = iwl3945_rx_reply_alive;
  777. priv->rx_handlers[REPLY_ADD_STA] = iwl3945_rx_reply_add_sta;
  778. priv->rx_handlers[REPLY_ERROR] = iwl_rx_reply_error;
  779. priv->rx_handlers[CHANNEL_SWITCH_NOTIFICATION] = iwl_rx_csa;
  780. priv->rx_handlers[SPECTRUM_MEASURE_NOTIFICATION] =
  781. iwl_rx_spectrum_measure_notif;
  782. priv->rx_handlers[PM_SLEEP_NOTIFICATION] = iwl_rx_pm_sleep_notif;
  783. priv->rx_handlers[PM_DEBUG_STATISTIC_NOTIFIC] =
  784. iwl_rx_pm_debug_statistics_notif;
  785. priv->rx_handlers[BEACON_NOTIFICATION] = iwl3945_rx_beacon_notif;
  786. /*
  787. * The same handler is used for both the REPLY to a discrete
  788. * statistics request from the host as well as for the periodic
  789. * statistics notifications (after received beacons) from the uCode.
  790. */
  791. priv->rx_handlers[REPLY_STATISTICS_CMD] = iwl3945_reply_statistics;
  792. priv->rx_handlers[STATISTICS_NOTIFICATION] = iwl3945_hw_rx_statistics;
  793. iwl_setup_rx_scan_handlers(priv);
  794. priv->rx_handlers[CARD_STATE_NOTIFICATION] = iwl3945_rx_card_state_notif;
  795. /* Set up hardware specific Rx handlers */
  796. iwl3945_hw_rx_handler_setup(priv);
  797. }
  798. /************************** RX-FUNCTIONS ****************************/
  799. /*
  800. * Rx theory of operation
  801. *
  802. * The host allocates 32 DMA target addresses and passes the host address
  803. * to the firmware at register IWL_RFDS_TABLE_LOWER + N * RFD_SIZE where N is
  804. * 0 to 31
  805. *
  806. * Rx Queue Indexes
  807. * The host/firmware share two index registers for managing the Rx buffers.
  808. *
  809. * The READ index maps to the first position that the firmware may be writing
  810. * to -- the driver can read up to (but not including) this position and get
  811. * good data.
  812. * The READ index is managed by the firmware once the card is enabled.
  813. *
  814. * The WRITE index maps to the last position the driver has read from -- the
  815. * position preceding WRITE is the last slot the firmware can place a packet.
  816. *
  817. * The queue is empty (no good data) if WRITE = READ - 1, and is full if
  818. * WRITE = READ.
  819. *
  820. * During initialization, the host sets up the READ queue position to the first
  821. * INDEX position, and WRITE to the last (READ - 1 wrapped)
  822. *
  823. * When the firmware places a packet in a buffer, it will advance the READ index
  824. * and fire the RX interrupt. The driver can then query the READ index and
  825. * process as many packets as possible, moving the WRITE index forward as it
  826. * resets the Rx queue buffers with new memory.
  827. *
  828. * The management in the driver is as follows:
  829. * + A list of pre-allocated SKBs is stored in iwl->rxq->rx_free. When
  830. * iwl->rxq->free_count drops to or below RX_LOW_WATERMARK, work is scheduled
  831. * to replenish the iwl->rxq->rx_free.
  832. * + In iwl3945_rx_replenish (scheduled) if 'processed' != 'read' then the
  833. * iwl->rxq is replenished and the READ INDEX is updated (updating the
  834. * 'processed' and 'read' driver indexes as well)
  835. * + A received packet is processed and handed to the kernel network stack,
  836. * detached from the iwl->rxq. The driver 'processed' index is updated.
  837. * + The Host/Firmware iwl->rxq is replenished at tasklet time from the rx_free
  838. * list. If there are no allocated buffers in iwl->rxq->rx_free, the READ
  839. * INDEX is not incremented and iwl->status(RX_STALLED) is set. If there
  840. * were enough free buffers and RX_STALLED is set it is cleared.
  841. *
  842. *
  843. * Driver sequence:
  844. *
  845. * iwl3945_rx_replenish() Replenishes rx_free list from rx_used, and calls
  846. * iwl3945_rx_queue_restock
  847. * iwl3945_rx_queue_restock() Moves available buffers from rx_free into Rx
  848. * queue, updates firmware pointers, and updates
  849. * the WRITE index. If insufficient rx_free buffers
  850. * are available, schedules iwl3945_rx_replenish
  851. *
  852. * -- enable interrupts --
  853. * ISR - iwl3945_rx() Detach iwl_rx_mem_buffers from pool up to the
  854. * READ INDEX, detaching the SKB from the pool.
  855. * Moves the packet buffer from queue to rx_used.
  856. * Calls iwl3945_rx_queue_restock to refill any empty
  857. * slots.
  858. * ...
  859. *
  860. */
  861. /**
  862. * iwl3945_dma_addr2rbd_ptr - convert a DMA address to a uCode read buffer ptr
  863. */
  864. static inline __le32 iwl3945_dma_addr2rbd_ptr(struct iwl_priv *priv,
  865. dma_addr_t dma_addr)
  866. {
  867. return cpu_to_le32((u32)dma_addr);
  868. }
  869. /**
  870. * iwl3945_rx_queue_restock - refill RX queue from pre-allocated pool
  871. *
  872. * If there are slots in the RX queue that need to be restocked,
  873. * and we have free pre-allocated buffers, fill the ranks as much
  874. * as we can, pulling from rx_free.
  875. *
  876. * This moves the 'write' index forward to catch up with 'processed', and
  877. * also updates the memory address in the firmware to reference the new
  878. * target buffer.
  879. */
  880. static void iwl3945_rx_queue_restock(struct iwl_priv *priv)
  881. {
  882. struct iwl_rx_queue *rxq = &priv->rxq;
  883. struct list_head *element;
  884. struct iwl_rx_mem_buffer *rxb;
  885. unsigned long flags;
  886. int write;
  887. spin_lock_irqsave(&rxq->lock, flags);
  888. write = rxq->write & ~0x7;
  889. while ((iwl_rx_queue_space(rxq) > 0) && (rxq->free_count)) {
  890. /* Get next free Rx buffer, remove from free list */
  891. element = rxq->rx_free.next;
  892. rxb = list_entry(element, struct iwl_rx_mem_buffer, list);
  893. list_del(element);
  894. /* Point to Rx buffer via next RBD in circular buffer */
  895. rxq->bd[rxq->write] = iwl3945_dma_addr2rbd_ptr(priv, rxb->page_dma);
  896. rxq->queue[rxq->write] = rxb;
  897. rxq->write = (rxq->write + 1) & RX_QUEUE_MASK;
  898. rxq->free_count--;
  899. }
  900. spin_unlock_irqrestore(&rxq->lock, flags);
  901. /* If the pre-allocated buffer pool is dropping low, schedule to
  902. * refill it */
  903. if (rxq->free_count <= RX_LOW_WATERMARK)
  904. queue_work(priv->workqueue, &priv->rx_replenish);
  905. /* If we've added more space for the firmware to place data, tell it.
  906. * Increment device's write pointer in multiples of 8. */
  907. if ((rxq->write_actual != (rxq->write & ~0x7))
  908. || (abs(rxq->write - rxq->read) > 7)) {
  909. spin_lock_irqsave(&rxq->lock, flags);
  910. rxq->need_update = 1;
  911. spin_unlock_irqrestore(&rxq->lock, flags);
  912. iwl_rx_queue_update_write_ptr(priv, rxq);
  913. }
  914. }
  915. /**
  916. * iwl3945_rx_replenish - Move all used packet from rx_used to rx_free
  917. *
  918. * When moving to rx_free an SKB is allocated for the slot.
  919. *
  920. * Also restock the Rx queue via iwl3945_rx_queue_restock.
  921. * This is called as a scheduled work item (except for during initialization)
  922. */
  923. static void iwl3945_rx_allocate(struct iwl_priv *priv, gfp_t priority)
  924. {
  925. struct iwl_rx_queue *rxq = &priv->rxq;
  926. struct list_head *element;
  927. struct iwl_rx_mem_buffer *rxb;
  928. struct page *page;
  929. unsigned long flags;
  930. gfp_t gfp_mask = priority;
  931. while (1) {
  932. spin_lock_irqsave(&rxq->lock, flags);
  933. if (list_empty(&rxq->rx_used)) {
  934. spin_unlock_irqrestore(&rxq->lock, flags);
  935. return;
  936. }
  937. spin_unlock_irqrestore(&rxq->lock, flags);
  938. if (rxq->free_count > RX_LOW_WATERMARK)
  939. gfp_mask |= __GFP_NOWARN;
  940. if (priv->hw_params.rx_page_order > 0)
  941. gfp_mask |= __GFP_COMP;
  942. /* Alloc a new receive buffer */
  943. page = alloc_pages(gfp_mask, priv->hw_params.rx_page_order);
  944. if (!page) {
  945. if (net_ratelimit())
  946. IWL_DEBUG_INFO(priv, "Failed to allocate SKB buffer.\n");
  947. if ((rxq->free_count <= RX_LOW_WATERMARK) &&
  948. net_ratelimit())
  949. IWL_CRIT(priv, "Failed to allocate SKB buffer with %s. Only %u free buffers remaining.\n",
  950. priority == GFP_ATOMIC ? "GFP_ATOMIC" : "GFP_KERNEL",
  951. rxq->free_count);
  952. /* We don't reschedule replenish work here -- we will
  953. * call the restock method and if it still needs
  954. * more buffers it will schedule replenish */
  955. break;
  956. }
  957. spin_lock_irqsave(&rxq->lock, flags);
  958. if (list_empty(&rxq->rx_used)) {
  959. spin_unlock_irqrestore(&rxq->lock, flags);
  960. __free_pages(page, priv->hw_params.rx_page_order);
  961. return;
  962. }
  963. element = rxq->rx_used.next;
  964. rxb = list_entry(element, struct iwl_rx_mem_buffer, list);
  965. list_del(element);
  966. spin_unlock_irqrestore(&rxq->lock, flags);
  967. rxb->page = page;
  968. /* Get physical address of RB/SKB */
  969. rxb->page_dma = pci_map_page(priv->pci_dev, page, 0,
  970. PAGE_SIZE << priv->hw_params.rx_page_order,
  971. PCI_DMA_FROMDEVICE);
  972. spin_lock_irqsave(&rxq->lock, flags);
  973. list_add_tail(&rxb->list, &rxq->rx_free);
  974. rxq->free_count++;
  975. priv->alloc_rxb_page++;
  976. spin_unlock_irqrestore(&rxq->lock, flags);
  977. }
  978. }
  979. void iwl3945_rx_queue_reset(struct iwl_priv *priv, struct iwl_rx_queue *rxq)
  980. {
  981. unsigned long flags;
  982. int i;
  983. spin_lock_irqsave(&rxq->lock, flags);
  984. INIT_LIST_HEAD(&rxq->rx_free);
  985. INIT_LIST_HEAD(&rxq->rx_used);
  986. /* Fill the rx_used queue with _all_ of the Rx buffers */
  987. for (i = 0; i < RX_FREE_BUFFERS + RX_QUEUE_SIZE; i++) {
  988. /* In the reset function, these buffers may have been allocated
  989. * to an SKB, so we need to unmap and free potential storage */
  990. if (rxq->pool[i].page != NULL) {
  991. pci_unmap_page(priv->pci_dev, rxq->pool[i].page_dma,
  992. PAGE_SIZE << priv->hw_params.rx_page_order,
  993. PCI_DMA_FROMDEVICE);
  994. __iwl_free_pages(priv, rxq->pool[i].page);
  995. rxq->pool[i].page = NULL;
  996. }
  997. list_add_tail(&rxq->pool[i].list, &rxq->rx_used);
  998. }
  999. /* Set us so that we have processed and used all buffers, but have
  1000. * not restocked the Rx queue with fresh buffers */
  1001. rxq->read = rxq->write = 0;
  1002. rxq->write_actual = 0;
  1003. rxq->free_count = 0;
  1004. spin_unlock_irqrestore(&rxq->lock, flags);
  1005. }
  1006. void iwl3945_rx_replenish(void *data)
  1007. {
  1008. struct iwl_priv *priv = data;
  1009. unsigned long flags;
  1010. iwl3945_rx_allocate(priv, GFP_KERNEL);
  1011. spin_lock_irqsave(&priv->lock, flags);
  1012. iwl3945_rx_queue_restock(priv);
  1013. spin_unlock_irqrestore(&priv->lock, flags);
  1014. }
  1015. static void iwl3945_rx_replenish_now(struct iwl_priv *priv)
  1016. {
  1017. iwl3945_rx_allocate(priv, GFP_ATOMIC);
  1018. iwl3945_rx_queue_restock(priv);
  1019. }
  1020. /* Assumes that the skb field of the buffers in 'pool' is kept accurate.
  1021. * If an SKB has been detached, the POOL needs to have its SKB set to NULL
  1022. * This free routine walks the list of POOL entries and if SKB is set to
  1023. * non NULL it is unmapped and freed
  1024. */
  1025. static void iwl3945_rx_queue_free(struct iwl_priv *priv, struct iwl_rx_queue *rxq)
  1026. {
  1027. int i;
  1028. for (i = 0; i < RX_QUEUE_SIZE + RX_FREE_BUFFERS; i++) {
  1029. if (rxq->pool[i].page != NULL) {
  1030. pci_unmap_page(priv->pci_dev, rxq->pool[i].page_dma,
  1031. PAGE_SIZE << priv->hw_params.rx_page_order,
  1032. PCI_DMA_FROMDEVICE);
  1033. __iwl_free_pages(priv, rxq->pool[i].page);
  1034. rxq->pool[i].page = NULL;
  1035. }
  1036. }
  1037. dma_free_coherent(&priv->pci_dev->dev, 4 * RX_QUEUE_SIZE, rxq->bd,
  1038. rxq->dma_addr);
  1039. dma_free_coherent(&priv->pci_dev->dev, sizeof(struct iwl_rb_status),
  1040. rxq->rb_stts, rxq->rb_stts_dma);
  1041. rxq->bd = NULL;
  1042. rxq->rb_stts = NULL;
  1043. }
  1044. /* Convert linear signal-to-noise ratio into dB */
  1045. static u8 ratio2dB[100] = {
  1046. /* 0 1 2 3 4 5 6 7 8 9 */
  1047. 0, 0, 6, 10, 12, 14, 16, 17, 18, 19, /* 00 - 09 */
  1048. 20, 21, 22, 22, 23, 23, 24, 25, 26, 26, /* 10 - 19 */
  1049. 26, 26, 26, 27, 27, 28, 28, 28, 29, 29, /* 20 - 29 */
  1050. 29, 30, 30, 30, 31, 31, 31, 31, 32, 32, /* 30 - 39 */
  1051. 32, 32, 32, 33, 33, 33, 33, 33, 34, 34, /* 40 - 49 */
  1052. 34, 34, 34, 34, 35, 35, 35, 35, 35, 35, /* 50 - 59 */
  1053. 36, 36, 36, 36, 36, 36, 36, 37, 37, 37, /* 60 - 69 */
  1054. 37, 37, 37, 37, 37, 38, 38, 38, 38, 38, /* 70 - 79 */
  1055. 38, 38, 38, 38, 38, 39, 39, 39, 39, 39, /* 80 - 89 */
  1056. 39, 39, 39, 39, 39, 40, 40, 40, 40, 40 /* 90 - 99 */
  1057. };
  1058. /* Calculates a relative dB value from a ratio of linear
  1059. * (i.e. not dB) signal levels.
  1060. * Conversion assumes that levels are voltages (20*log), not powers (10*log). */
  1061. int iwl3945_calc_db_from_ratio(int sig_ratio)
  1062. {
  1063. /* 1000:1 or higher just report as 60 dB */
  1064. if (sig_ratio >= 1000)
  1065. return 60;
  1066. /* 100:1 or higher, divide by 10 and use table,
  1067. * add 20 dB to make up for divide by 10 */
  1068. if (sig_ratio >= 100)
  1069. return 20 + (int)ratio2dB[sig_ratio/10];
  1070. /* We shouldn't see this */
  1071. if (sig_ratio < 1)
  1072. return 0;
  1073. /* Use table for ratios 1:1 - 99:1 */
  1074. return (int)ratio2dB[sig_ratio];
  1075. }
  1076. /**
  1077. * iwl3945_rx_handle - Main entry function for receiving responses from uCode
  1078. *
  1079. * Uses the priv->rx_handlers callback function array to invoke
  1080. * the appropriate handlers, including command responses,
  1081. * frame-received notifications, and other notifications.
  1082. */
  1083. static void iwl3945_rx_handle(struct iwl_priv *priv)
  1084. {
  1085. struct iwl_rx_mem_buffer *rxb;
  1086. struct iwl_rx_packet *pkt;
  1087. struct iwl_rx_queue *rxq = &priv->rxq;
  1088. u32 r, i;
  1089. int reclaim;
  1090. unsigned long flags;
  1091. u8 fill_rx = 0;
  1092. u32 count = 8;
  1093. int total_empty = 0;
  1094. /* uCode's read index (stored in shared DRAM) indicates the last Rx
  1095. * buffer that the driver may process (last buffer filled by ucode). */
  1096. r = le16_to_cpu(rxq->rb_stts->closed_rb_num) & 0x0FFF;
  1097. i = rxq->read;
  1098. /* calculate total frames need to be restock after handling RX */
  1099. total_empty = r - rxq->write_actual;
  1100. if (total_empty < 0)
  1101. total_empty += RX_QUEUE_SIZE;
  1102. if (total_empty > (RX_QUEUE_SIZE / 2))
  1103. fill_rx = 1;
  1104. /* Rx interrupt, but nothing sent from uCode */
  1105. if (i == r)
  1106. IWL_DEBUG_RX(priv, "r = %d, i = %d\n", r, i);
  1107. while (i != r) {
  1108. rxb = rxq->queue[i];
  1109. /* If an RXB doesn't have a Rx queue slot associated with it,
  1110. * then a bug has been introduced in the queue refilling
  1111. * routines -- catch it here */
  1112. BUG_ON(rxb == NULL);
  1113. rxq->queue[i] = NULL;
  1114. pci_unmap_page(priv->pci_dev, rxb->page_dma,
  1115. PAGE_SIZE << priv->hw_params.rx_page_order,
  1116. PCI_DMA_FROMDEVICE);
  1117. pkt = rxb_addr(rxb);
  1118. trace_iwlwifi_dev_rx(priv, pkt,
  1119. le32_to_cpu(pkt->len_n_flags) & FH_RSCSR_FRAME_SIZE_MSK);
  1120. /* Reclaim a command buffer only if this packet is a response
  1121. * to a (driver-originated) command.
  1122. * If the packet (e.g. Rx frame) originated from uCode,
  1123. * there is no command buffer to reclaim.
  1124. * Ucode should set SEQ_RX_FRAME bit if ucode-originated,
  1125. * but apparently a few don't get set; catch them here. */
  1126. reclaim = !(pkt->hdr.sequence & SEQ_RX_FRAME) &&
  1127. (pkt->hdr.cmd != STATISTICS_NOTIFICATION) &&
  1128. (pkt->hdr.cmd != REPLY_TX);
  1129. /* Based on type of command response or notification,
  1130. * handle those that need handling via function in
  1131. * rx_handlers table. See iwl3945_setup_rx_handlers() */
  1132. if (priv->rx_handlers[pkt->hdr.cmd]) {
  1133. IWL_DEBUG_RX(priv, "r = %d, i = %d, %s, 0x%02x\n", r, i,
  1134. get_cmd_string(pkt->hdr.cmd), pkt->hdr.cmd);
  1135. priv->isr_stats.rx_handlers[pkt->hdr.cmd]++;
  1136. priv->rx_handlers[pkt->hdr.cmd] (priv, rxb);
  1137. } else {
  1138. /* No handling needed */
  1139. IWL_DEBUG_RX(priv,
  1140. "r %d i %d No handler needed for %s, 0x%02x\n",
  1141. r, i, get_cmd_string(pkt->hdr.cmd),
  1142. pkt->hdr.cmd);
  1143. }
  1144. /*
  1145. * XXX: After here, we should always check rxb->page
  1146. * against NULL before touching it or its virtual
  1147. * memory (pkt). Because some rx_handler might have
  1148. * already taken or freed the pages.
  1149. */
  1150. if (reclaim) {
  1151. /* Invoke any callbacks, transfer the buffer to caller,
  1152. * and fire off the (possibly) blocking iwl_send_cmd()
  1153. * as we reclaim the driver command queue */
  1154. if (rxb->page)
  1155. iwl_tx_cmd_complete(priv, rxb);
  1156. else
  1157. IWL_WARN(priv, "Claim null rxb?\n");
  1158. }
  1159. /* Reuse the page if possible. For notification packets and
  1160. * SKBs that fail to Rx correctly, add them back into the
  1161. * rx_free list for reuse later. */
  1162. spin_lock_irqsave(&rxq->lock, flags);
  1163. if (rxb->page != NULL) {
  1164. rxb->page_dma = pci_map_page(priv->pci_dev, rxb->page,
  1165. 0, PAGE_SIZE << priv->hw_params.rx_page_order,
  1166. PCI_DMA_FROMDEVICE);
  1167. list_add_tail(&rxb->list, &rxq->rx_free);
  1168. rxq->free_count++;
  1169. } else
  1170. list_add_tail(&rxb->list, &rxq->rx_used);
  1171. spin_unlock_irqrestore(&rxq->lock, flags);
  1172. i = (i + 1) & RX_QUEUE_MASK;
  1173. /* If there are a lot of unused frames,
  1174. * restock the Rx queue so ucode won't assert. */
  1175. if (fill_rx) {
  1176. count++;
  1177. if (count >= 8) {
  1178. rxq->read = i;
  1179. iwl3945_rx_replenish_now(priv);
  1180. count = 0;
  1181. }
  1182. }
  1183. }
  1184. /* Backtrack one entry */
  1185. rxq->read = i;
  1186. if (fill_rx)
  1187. iwl3945_rx_replenish_now(priv);
  1188. else
  1189. iwl3945_rx_queue_restock(priv);
  1190. }
  1191. /* call this function to flush any scheduled tasklet */
  1192. static inline void iwl_synchronize_irq(struct iwl_priv *priv)
  1193. {
  1194. /* wait to make sure we flush pending tasklet*/
  1195. synchronize_irq(priv->pci_dev->irq);
  1196. tasklet_kill(&priv->irq_tasklet);
  1197. }
  1198. static const char *desc_lookup(int i)
  1199. {
  1200. switch (i) {
  1201. case 1:
  1202. return "FAIL";
  1203. case 2:
  1204. return "BAD_PARAM";
  1205. case 3:
  1206. return "BAD_CHECKSUM";
  1207. case 4:
  1208. return "NMI_INTERRUPT";
  1209. case 5:
  1210. return "SYSASSERT";
  1211. case 6:
  1212. return "FATAL_ERROR";
  1213. }
  1214. return "UNKNOWN";
  1215. }
  1216. #define ERROR_START_OFFSET (1 * sizeof(u32))
  1217. #define ERROR_ELEM_SIZE (7 * sizeof(u32))
  1218. void iwl3945_dump_nic_error_log(struct iwl_priv *priv)
  1219. {
  1220. u32 i;
  1221. u32 desc, time, count, base, data1;
  1222. u32 blink1, blink2, ilink1, ilink2;
  1223. base = le32_to_cpu(priv->card_alive.error_event_table_ptr);
  1224. if (!iwl3945_hw_valid_rtc_data_addr(base)) {
  1225. IWL_ERR(priv, "Not valid error log pointer 0x%08X\n", base);
  1226. return;
  1227. }
  1228. count = iwl_read_targ_mem(priv, base);
  1229. if (ERROR_START_OFFSET <= count * ERROR_ELEM_SIZE) {
  1230. IWL_ERR(priv, "Start IWL Error Log Dump:\n");
  1231. IWL_ERR(priv, "Status: 0x%08lX, count: %d\n",
  1232. priv->status, count);
  1233. }
  1234. IWL_ERR(priv, "Desc Time asrtPC blink2 "
  1235. "ilink1 nmiPC Line\n");
  1236. for (i = ERROR_START_OFFSET;
  1237. i < (count * ERROR_ELEM_SIZE) + ERROR_START_OFFSET;
  1238. i += ERROR_ELEM_SIZE) {
  1239. desc = iwl_read_targ_mem(priv, base + i);
  1240. time =
  1241. iwl_read_targ_mem(priv, base + i + 1 * sizeof(u32));
  1242. blink1 =
  1243. iwl_read_targ_mem(priv, base + i + 2 * sizeof(u32));
  1244. blink2 =
  1245. iwl_read_targ_mem(priv, base + i + 3 * sizeof(u32));
  1246. ilink1 =
  1247. iwl_read_targ_mem(priv, base + i + 4 * sizeof(u32));
  1248. ilink2 =
  1249. iwl_read_targ_mem(priv, base + i + 5 * sizeof(u32));
  1250. data1 =
  1251. iwl_read_targ_mem(priv, base + i + 6 * sizeof(u32));
  1252. IWL_ERR(priv,
  1253. "%-13s (#%d) %010u 0x%05X 0x%05X 0x%05X 0x%05X %u\n\n",
  1254. desc_lookup(desc), desc, time, blink1, blink2,
  1255. ilink1, ilink2, data1);
  1256. trace_iwlwifi_dev_ucode_error(priv, desc, time, data1, 0,
  1257. 0, blink1, blink2, ilink1, ilink2);
  1258. }
  1259. }
  1260. #define EVENT_START_OFFSET (6 * sizeof(u32))
  1261. /**
  1262. * iwl3945_print_event_log - Dump error event log to syslog
  1263. *
  1264. */
  1265. static int iwl3945_print_event_log(struct iwl_priv *priv, u32 start_idx,
  1266. u32 num_events, u32 mode,
  1267. int pos, char **buf, size_t bufsz)
  1268. {
  1269. u32 i;
  1270. u32 base; /* SRAM byte address of event log header */
  1271. u32 event_size; /* 2 u32s, or 3 u32s if timestamp recorded */
  1272. u32 ptr; /* SRAM byte address of log data */
  1273. u32 ev, time, data; /* event log data */
  1274. unsigned long reg_flags;
  1275. if (num_events == 0)
  1276. return pos;
  1277. base = le32_to_cpu(priv->card_alive.log_event_table_ptr);
  1278. if (mode == 0)
  1279. event_size = 2 * sizeof(u32);
  1280. else
  1281. event_size = 3 * sizeof(u32);
  1282. ptr = base + EVENT_START_OFFSET + (start_idx * event_size);
  1283. /* Make sure device is powered up for SRAM reads */
  1284. spin_lock_irqsave(&priv->reg_lock, reg_flags);
  1285. iwl_grab_nic_access(priv);
  1286. /* Set starting address; reads will auto-increment */
  1287. _iwl_write_direct32(priv, HBUS_TARG_MEM_RADDR, ptr);
  1288. rmb();
  1289. /* "time" is actually "data" for mode 0 (no timestamp).
  1290. * place event id # at far right for easier visual parsing. */
  1291. for (i = 0; i < num_events; i++) {
  1292. ev = _iwl_read_direct32(priv, HBUS_TARG_MEM_RDAT);
  1293. time = _iwl_read_direct32(priv, HBUS_TARG_MEM_RDAT);
  1294. if (mode == 0) {
  1295. /* data, ev */
  1296. if (bufsz) {
  1297. pos += scnprintf(*buf + pos, bufsz - pos,
  1298. "0x%08x:%04u\n",
  1299. time, ev);
  1300. } else {
  1301. IWL_ERR(priv, "0x%08x\t%04u\n", time, ev);
  1302. trace_iwlwifi_dev_ucode_event(priv, 0,
  1303. time, ev);
  1304. }
  1305. } else {
  1306. data = _iwl_read_direct32(priv, HBUS_TARG_MEM_RDAT);
  1307. if (bufsz) {
  1308. pos += scnprintf(*buf + pos, bufsz - pos,
  1309. "%010u:0x%08x:%04u\n",
  1310. time, data, ev);
  1311. } else {
  1312. IWL_ERR(priv, "%010u\t0x%08x\t%04u\n",
  1313. time, data, ev);
  1314. trace_iwlwifi_dev_ucode_event(priv, time,
  1315. data, ev);
  1316. }
  1317. }
  1318. }
  1319. /* Allow device to power down */
  1320. iwl_release_nic_access(priv);
  1321. spin_unlock_irqrestore(&priv->reg_lock, reg_flags);
  1322. return pos;
  1323. }
  1324. /**
  1325. * iwl3945_print_last_event_logs - Dump the newest # of event log to syslog
  1326. */
  1327. static int iwl3945_print_last_event_logs(struct iwl_priv *priv, u32 capacity,
  1328. u32 num_wraps, u32 next_entry,
  1329. u32 size, u32 mode,
  1330. int pos, char **buf, size_t bufsz)
  1331. {
  1332. /*
  1333. * display the newest DEFAULT_LOG_ENTRIES entries
  1334. * i.e the entries just before the next ont that uCode would fill.
  1335. */
  1336. if (num_wraps) {
  1337. if (next_entry < size) {
  1338. pos = iwl3945_print_event_log(priv,
  1339. capacity - (size - next_entry),
  1340. size - next_entry, mode,
  1341. pos, buf, bufsz);
  1342. pos = iwl3945_print_event_log(priv, 0,
  1343. next_entry, mode,
  1344. pos, buf, bufsz);
  1345. } else
  1346. pos = iwl3945_print_event_log(priv, next_entry - size,
  1347. size, mode,
  1348. pos, buf, bufsz);
  1349. } else {
  1350. if (next_entry < size)
  1351. pos = iwl3945_print_event_log(priv, 0,
  1352. next_entry, mode,
  1353. pos, buf, bufsz);
  1354. else
  1355. pos = iwl3945_print_event_log(priv, next_entry - size,
  1356. size, mode,
  1357. pos, buf, bufsz);
  1358. }
  1359. return pos;
  1360. }
  1361. #define DEFAULT_IWL3945_DUMP_EVENT_LOG_ENTRIES (20)
  1362. int iwl3945_dump_nic_event_log(struct iwl_priv *priv, bool full_log,
  1363. char **buf, bool display)
  1364. {
  1365. u32 base; /* SRAM byte address of event log header */
  1366. u32 capacity; /* event log capacity in # entries */
  1367. u32 mode; /* 0 - no timestamp, 1 - timestamp recorded */
  1368. u32 num_wraps; /* # times uCode wrapped to top of log */
  1369. u32 next_entry; /* index of next entry to be written by uCode */
  1370. u32 size; /* # entries that we'll print */
  1371. int pos = 0;
  1372. size_t bufsz = 0;
  1373. base = le32_to_cpu(priv->card_alive.log_event_table_ptr);
  1374. if (!iwl3945_hw_valid_rtc_data_addr(base)) {
  1375. IWL_ERR(priv, "Invalid event log pointer 0x%08X\n", base);
  1376. return -EINVAL;
  1377. }
  1378. /* event log header */
  1379. capacity = iwl_read_targ_mem(priv, base);
  1380. mode = iwl_read_targ_mem(priv, base + (1 * sizeof(u32)));
  1381. num_wraps = iwl_read_targ_mem(priv, base + (2 * sizeof(u32)));
  1382. next_entry = iwl_read_targ_mem(priv, base + (3 * sizeof(u32)));
  1383. if (capacity > priv->cfg->max_event_log_size) {
  1384. IWL_ERR(priv, "Log capacity %d is bogus, limit to %d entries\n",
  1385. capacity, priv->cfg->max_event_log_size);
  1386. capacity = priv->cfg->max_event_log_size;
  1387. }
  1388. if (next_entry > priv->cfg->max_event_log_size) {
  1389. IWL_ERR(priv, "Log write index %d is bogus, limit to %d\n",
  1390. next_entry, priv->cfg->max_event_log_size);
  1391. next_entry = priv->cfg->max_event_log_size;
  1392. }
  1393. size = num_wraps ? capacity : next_entry;
  1394. /* bail out if nothing in log */
  1395. if (size == 0) {
  1396. IWL_ERR(priv, "Start IWL Event Log Dump: nothing in log\n");
  1397. return pos;
  1398. }
  1399. #ifdef CONFIG_IWLWIFI_DEBUG
  1400. if (!(iwl_get_debug_level(priv) & IWL_DL_FW_ERRORS) && !full_log)
  1401. size = (size > DEFAULT_IWL3945_DUMP_EVENT_LOG_ENTRIES)
  1402. ? DEFAULT_IWL3945_DUMP_EVENT_LOG_ENTRIES : size;
  1403. #else
  1404. size = (size > DEFAULT_IWL3945_DUMP_EVENT_LOG_ENTRIES)
  1405. ? DEFAULT_IWL3945_DUMP_EVENT_LOG_ENTRIES : size;
  1406. #endif
  1407. IWL_ERR(priv, "Start IWL Event Log Dump: display last %d count\n",
  1408. size);
  1409. #ifdef CONFIG_IWLWIFI_DEBUG
  1410. if (display) {
  1411. if (full_log)
  1412. bufsz = capacity * 48;
  1413. else
  1414. bufsz = size * 48;
  1415. *buf = kmalloc(bufsz, GFP_KERNEL);
  1416. if (!*buf)
  1417. return -ENOMEM;
  1418. }
  1419. if ((iwl_get_debug_level(priv) & IWL_DL_FW_ERRORS) || full_log) {
  1420. /* if uCode has wrapped back to top of log,
  1421. * start at the oldest entry,
  1422. * i.e the next one that uCode would fill.
  1423. */
  1424. if (num_wraps)
  1425. pos = iwl3945_print_event_log(priv, next_entry,
  1426. capacity - next_entry, mode,
  1427. pos, buf, bufsz);
  1428. /* (then/else) start at top of log */
  1429. pos = iwl3945_print_event_log(priv, 0, next_entry, mode,
  1430. pos, buf, bufsz);
  1431. } else
  1432. pos = iwl3945_print_last_event_logs(priv, capacity, num_wraps,
  1433. next_entry, size, mode,
  1434. pos, buf, bufsz);
  1435. #else
  1436. pos = iwl3945_print_last_event_logs(priv, capacity, num_wraps,
  1437. next_entry, size, mode,
  1438. pos, buf, bufsz);
  1439. #endif
  1440. return pos;
  1441. }
  1442. static void iwl3945_irq_tasklet(struct iwl_priv *priv)
  1443. {
  1444. u32 inta, handled = 0;
  1445. u32 inta_fh;
  1446. unsigned long flags;
  1447. #ifdef CONFIG_IWLWIFI_DEBUG
  1448. u32 inta_mask;
  1449. #endif
  1450. spin_lock_irqsave(&priv->lock, flags);
  1451. /* Ack/clear/reset pending uCode interrupts.
  1452. * Note: Some bits in CSR_INT are "OR" of bits in CSR_FH_INT_STATUS,
  1453. * and will clear only when CSR_FH_INT_STATUS gets cleared. */
  1454. inta = iwl_read32(priv, CSR_INT);
  1455. iwl_write32(priv, CSR_INT, inta);
  1456. /* Ack/clear/reset pending flow-handler (DMA) interrupts.
  1457. * Any new interrupts that happen after this, either while we're
  1458. * in this tasklet, or later, will show up in next ISR/tasklet. */
  1459. inta_fh = iwl_read32(priv, CSR_FH_INT_STATUS);
  1460. iwl_write32(priv, CSR_FH_INT_STATUS, inta_fh);
  1461. #ifdef CONFIG_IWLWIFI_DEBUG
  1462. if (iwl_get_debug_level(priv) & IWL_DL_ISR) {
  1463. /* just for debug */
  1464. inta_mask = iwl_read32(priv, CSR_INT_MASK);
  1465. IWL_DEBUG_ISR(priv, "inta 0x%08x, enabled 0x%08x, fh 0x%08x\n",
  1466. inta, inta_mask, inta_fh);
  1467. }
  1468. #endif
  1469. spin_unlock_irqrestore(&priv->lock, flags);
  1470. /* Since CSR_INT and CSR_FH_INT_STATUS reads and clears are not
  1471. * atomic, make sure that inta covers all the interrupts that
  1472. * we've discovered, even if FH interrupt came in just after
  1473. * reading CSR_INT. */
  1474. if (inta_fh & CSR39_FH_INT_RX_MASK)
  1475. inta |= CSR_INT_BIT_FH_RX;
  1476. if (inta_fh & CSR39_FH_INT_TX_MASK)
  1477. inta |= CSR_INT_BIT_FH_TX;
  1478. /* Now service all interrupt bits discovered above. */
  1479. if (inta & CSR_INT_BIT_HW_ERR) {
  1480. IWL_ERR(priv, "Hardware error detected. Restarting.\n");
  1481. /* Tell the device to stop sending interrupts */
  1482. iwl_disable_interrupts(priv);
  1483. priv->isr_stats.hw++;
  1484. iwl_irq_handle_error(priv);
  1485. handled |= CSR_INT_BIT_HW_ERR;
  1486. return;
  1487. }
  1488. #ifdef CONFIG_IWLWIFI_DEBUG
  1489. if (iwl_get_debug_level(priv) & (IWL_DL_ISR)) {
  1490. /* NIC fires this, but we don't use it, redundant with WAKEUP */
  1491. if (inta & CSR_INT_BIT_SCD) {
  1492. IWL_DEBUG_ISR(priv, "Scheduler finished to transmit "
  1493. "the frame/frames.\n");
  1494. priv->isr_stats.sch++;
  1495. }
  1496. /* Alive notification via Rx interrupt will do the real work */
  1497. if (inta & CSR_INT_BIT_ALIVE) {
  1498. IWL_DEBUG_ISR(priv, "Alive interrupt\n");
  1499. priv->isr_stats.alive++;
  1500. }
  1501. }
  1502. #endif
  1503. /* Safely ignore these bits for debug checks below */
  1504. inta &= ~(CSR_INT_BIT_SCD | CSR_INT_BIT_ALIVE);
  1505. /* Error detected by uCode */
  1506. if (inta & CSR_INT_BIT_SW_ERR) {
  1507. IWL_ERR(priv, "Microcode SW error detected. "
  1508. "Restarting 0x%X.\n", inta);
  1509. priv->isr_stats.sw++;
  1510. priv->isr_stats.sw_err = inta;
  1511. iwl_irq_handle_error(priv);
  1512. handled |= CSR_INT_BIT_SW_ERR;
  1513. }
  1514. /* uCode wakes up after power-down sleep */
  1515. if (inta & CSR_INT_BIT_WAKEUP) {
  1516. IWL_DEBUG_ISR(priv, "Wakeup interrupt\n");
  1517. iwl_rx_queue_update_write_ptr(priv, &priv->rxq);
  1518. iwl_txq_update_write_ptr(priv, &priv->txq[0]);
  1519. iwl_txq_update_write_ptr(priv, &priv->txq[1]);
  1520. iwl_txq_update_write_ptr(priv, &priv->txq[2]);
  1521. iwl_txq_update_write_ptr(priv, &priv->txq[3]);
  1522. iwl_txq_update_write_ptr(priv, &priv->txq[4]);
  1523. iwl_txq_update_write_ptr(priv, &priv->txq[5]);
  1524. priv->isr_stats.wakeup++;
  1525. handled |= CSR_INT_BIT_WAKEUP;
  1526. }
  1527. /* All uCode command responses, including Tx command responses,
  1528. * Rx "responses" (frame-received notification), and other
  1529. * notifications from uCode come through here*/
  1530. if (inta & (CSR_INT_BIT_FH_RX | CSR_INT_BIT_SW_RX)) {
  1531. iwl3945_rx_handle(priv);
  1532. priv->isr_stats.rx++;
  1533. handled |= (CSR_INT_BIT_FH_RX | CSR_INT_BIT_SW_RX);
  1534. }
  1535. if (inta & CSR_INT_BIT_FH_TX) {
  1536. IWL_DEBUG_ISR(priv, "Tx interrupt\n");
  1537. priv->isr_stats.tx++;
  1538. iwl_write32(priv, CSR_FH_INT_STATUS, (1 << 6));
  1539. iwl_write_direct32(priv, FH39_TCSR_CREDIT
  1540. (FH39_SRVC_CHNL), 0x0);
  1541. handled |= CSR_INT_BIT_FH_TX;
  1542. }
  1543. if (inta & ~handled) {
  1544. IWL_ERR(priv, "Unhandled INTA bits 0x%08x\n", inta & ~handled);
  1545. priv->isr_stats.unhandled++;
  1546. }
  1547. if (inta & ~priv->inta_mask) {
  1548. IWL_WARN(priv, "Disabled INTA bits 0x%08x were pending\n",
  1549. inta & ~priv->inta_mask);
  1550. IWL_WARN(priv, " with FH_INT = 0x%08x\n", inta_fh);
  1551. }
  1552. /* Re-enable all interrupts */
  1553. /* only Re-enable if disabled by irq */
  1554. if (test_bit(STATUS_INT_ENABLED, &priv->status))
  1555. iwl_enable_interrupts(priv);
  1556. #ifdef CONFIG_IWLWIFI_DEBUG
  1557. if (iwl_get_debug_level(priv) & (IWL_DL_ISR)) {
  1558. inta = iwl_read32(priv, CSR_INT);
  1559. inta_mask = iwl_read32(priv, CSR_INT_MASK);
  1560. inta_fh = iwl_read32(priv, CSR_FH_INT_STATUS);
  1561. IWL_DEBUG_ISR(priv, "End inta 0x%08x, enabled 0x%08x, fh 0x%08x, "
  1562. "flags 0x%08lx\n", inta, inta_mask, inta_fh, flags);
  1563. }
  1564. #endif
  1565. }
  1566. static int iwl3945_get_channels_for_scan(struct iwl_priv *priv,
  1567. enum ieee80211_band band,
  1568. u8 is_active, u8 n_probes,
  1569. struct iwl3945_scan_channel *scan_ch,
  1570. struct ieee80211_vif *vif)
  1571. {
  1572. struct ieee80211_channel *chan;
  1573. const struct ieee80211_supported_band *sband;
  1574. const struct iwl_channel_info *ch_info;
  1575. u16 passive_dwell = 0;
  1576. u16 active_dwell = 0;
  1577. int added, i;
  1578. sband = iwl_get_hw_mode(priv, band);
  1579. if (!sband)
  1580. return 0;
  1581. active_dwell = iwl_get_active_dwell_time(priv, band, n_probes);
  1582. passive_dwell = iwl_get_passive_dwell_time(priv, band, vif);
  1583. if (passive_dwell <= active_dwell)
  1584. passive_dwell = active_dwell + 1;
  1585. for (i = 0, added = 0; i < priv->scan_request->n_channels; i++) {
  1586. chan = priv->scan_request->channels[i];
  1587. if (chan->band != band)
  1588. continue;
  1589. scan_ch->channel = chan->hw_value;
  1590. ch_info = iwl_get_channel_info(priv, band, scan_ch->channel);
  1591. if (!is_channel_valid(ch_info)) {
  1592. IWL_DEBUG_SCAN(priv, "Channel %d is INVALID for this band.\n",
  1593. scan_ch->channel);
  1594. continue;
  1595. }
  1596. scan_ch->active_dwell = cpu_to_le16(active_dwell);
  1597. scan_ch->passive_dwell = cpu_to_le16(passive_dwell);
  1598. /* If passive , set up for auto-switch
  1599. * and use long active_dwell time.
  1600. */
  1601. if (!is_active || is_channel_passive(ch_info) ||
  1602. (chan->flags & IEEE80211_CHAN_PASSIVE_SCAN)) {
  1603. scan_ch->type = 0; /* passive */
  1604. if (IWL_UCODE_API(priv->ucode_ver) == 1)
  1605. scan_ch->active_dwell = cpu_to_le16(passive_dwell - 1);
  1606. } else {
  1607. scan_ch->type = 1; /* active */
  1608. }
  1609. /* Set direct probe bits. These may be used both for active
  1610. * scan channels (probes gets sent right away),
  1611. * or for passive channels (probes get se sent only after
  1612. * hearing clear Rx packet).*/
  1613. if (IWL_UCODE_API(priv->ucode_ver) >= 2) {
  1614. if (n_probes)
  1615. scan_ch->type |= IWL39_SCAN_PROBE_MASK(n_probes);
  1616. } else {
  1617. /* uCode v1 does not allow setting direct probe bits on
  1618. * passive channel. */
  1619. if ((scan_ch->type & 1) && n_probes)
  1620. scan_ch->type |= IWL39_SCAN_PROBE_MASK(n_probes);
  1621. }
  1622. /* Set txpower levels to defaults */
  1623. scan_ch->tpc.dsp_atten = 110;
  1624. /* scan_pwr_info->tpc.dsp_atten; */
  1625. /*scan_pwr_info->tpc.tx_gain; */
  1626. if (band == IEEE80211_BAND_5GHZ)
  1627. scan_ch->tpc.tx_gain = ((1 << 5) | (3 << 3)) | 3;
  1628. else {
  1629. scan_ch->tpc.tx_gain = ((1 << 5) | (5 << 3));
  1630. /* NOTE: if we were doing 6Mb OFDM for scans we'd use
  1631. * power level:
  1632. * scan_ch->tpc.tx_gain = ((1 << 5) | (2 << 3)) | 3;
  1633. */
  1634. }
  1635. IWL_DEBUG_SCAN(priv, "Scanning %d [%s %d]\n",
  1636. scan_ch->channel,
  1637. (scan_ch->type & 1) ? "ACTIVE" : "PASSIVE",
  1638. (scan_ch->type & 1) ?
  1639. active_dwell : passive_dwell);
  1640. scan_ch++;
  1641. added++;
  1642. }
  1643. IWL_DEBUG_SCAN(priv, "total channels to scan %d\n", added);
  1644. return added;
  1645. }
  1646. static void iwl3945_init_hw_rates(struct iwl_priv *priv,
  1647. struct ieee80211_rate *rates)
  1648. {
  1649. int i;
  1650. for (i = 0; i < IWL_RATE_COUNT_LEGACY; i++) {
  1651. rates[i].bitrate = iwl3945_rates[i].ieee * 5;
  1652. rates[i].hw_value = i; /* Rate scaling will work on indexes */
  1653. rates[i].hw_value_short = i;
  1654. rates[i].flags = 0;
  1655. if ((i > IWL39_LAST_OFDM_RATE) || (i < IWL_FIRST_OFDM_RATE)) {
  1656. /*
  1657. * If CCK != 1M then set short preamble rate flag.
  1658. */
  1659. rates[i].flags |= (iwl3945_rates[i].plcp == 10) ?
  1660. 0 : IEEE80211_RATE_SHORT_PREAMBLE;
  1661. }
  1662. }
  1663. }
  1664. /******************************************************************************
  1665. *
  1666. * uCode download functions
  1667. *
  1668. ******************************************************************************/
  1669. static void iwl3945_dealloc_ucode_pci(struct iwl_priv *priv)
  1670. {
  1671. iwl_free_fw_desc(priv->pci_dev, &priv->ucode_code);
  1672. iwl_free_fw_desc(priv->pci_dev, &priv->ucode_data);
  1673. iwl_free_fw_desc(priv->pci_dev, &priv->ucode_data_backup);
  1674. iwl_free_fw_desc(priv->pci_dev, &priv->ucode_init);
  1675. iwl_free_fw_desc(priv->pci_dev, &priv->ucode_init_data);
  1676. iwl_free_fw_desc(priv->pci_dev, &priv->ucode_boot);
  1677. }
  1678. /**
  1679. * iwl3945_verify_inst_full - verify runtime uCode image in card vs. host,
  1680. * looking at all data.
  1681. */
  1682. static int iwl3945_verify_inst_full(struct iwl_priv *priv, __le32 *image, u32 len)
  1683. {
  1684. u32 val;
  1685. u32 save_len = len;
  1686. int rc = 0;
  1687. u32 errcnt;
  1688. IWL_DEBUG_INFO(priv, "ucode inst image size is %u\n", len);
  1689. iwl_write_direct32(priv, HBUS_TARG_MEM_RADDR,
  1690. IWL39_RTC_INST_LOWER_BOUND);
  1691. errcnt = 0;
  1692. for (; len > 0; len -= sizeof(u32), image++) {
  1693. /* read data comes through single port, auto-incr addr */
  1694. /* NOTE: Use the debugless read so we don't flood kernel log
  1695. * if IWL_DL_IO is set */
  1696. val = _iwl_read_direct32(priv, HBUS_TARG_MEM_RDAT);
  1697. if (val != le32_to_cpu(*image)) {
  1698. IWL_ERR(priv, "uCode INST section is invalid at "
  1699. "offset 0x%x, is 0x%x, s/b 0x%x\n",
  1700. save_len - len, val, le32_to_cpu(*image));
  1701. rc = -EIO;
  1702. errcnt++;
  1703. if (errcnt >= 20)
  1704. break;
  1705. }
  1706. }
  1707. if (!errcnt)
  1708. IWL_DEBUG_INFO(priv,
  1709. "ucode image in INSTRUCTION memory is good\n");
  1710. return rc;
  1711. }
  1712. /**
  1713. * iwl3945_verify_inst_sparse - verify runtime uCode image in card vs. host,
  1714. * using sample data 100 bytes apart. If these sample points are good,
  1715. * it's a pretty good bet that everything between them is good, too.
  1716. */
  1717. static int iwl3945_verify_inst_sparse(struct iwl_priv *priv, __le32 *image, u32 len)
  1718. {
  1719. u32 val;
  1720. int rc = 0;
  1721. u32 errcnt = 0;
  1722. u32 i;
  1723. IWL_DEBUG_INFO(priv, "ucode inst image size is %u\n", len);
  1724. for (i = 0; i < len; i += 100, image += 100/sizeof(u32)) {
  1725. /* read data comes through single port, auto-incr addr */
  1726. /* NOTE: Use the debugless read so we don't flood kernel log
  1727. * if IWL_DL_IO is set */
  1728. iwl_write_direct32(priv, HBUS_TARG_MEM_RADDR,
  1729. i + IWL39_RTC_INST_LOWER_BOUND);
  1730. val = _iwl_read_direct32(priv, HBUS_TARG_MEM_RDAT);
  1731. if (val != le32_to_cpu(*image)) {
  1732. #if 0 /* Enable this if you want to see details */
  1733. IWL_ERR(priv, "uCode INST section is invalid at "
  1734. "offset 0x%x, is 0x%x, s/b 0x%x\n",
  1735. i, val, *image);
  1736. #endif
  1737. rc = -EIO;
  1738. errcnt++;
  1739. if (errcnt >= 3)
  1740. break;
  1741. }
  1742. }
  1743. return rc;
  1744. }
  1745. /**
  1746. * iwl3945_verify_ucode - determine which instruction image is in SRAM,
  1747. * and verify its contents
  1748. */
  1749. static int iwl3945_verify_ucode(struct iwl_priv *priv)
  1750. {
  1751. __le32 *image;
  1752. u32 len;
  1753. int rc = 0;
  1754. /* Try bootstrap */
  1755. image = (__le32 *)priv->ucode_boot.v_addr;
  1756. len = priv->ucode_boot.len;
  1757. rc = iwl3945_verify_inst_sparse(priv, image, len);
  1758. if (rc == 0) {
  1759. IWL_DEBUG_INFO(priv, "Bootstrap uCode is good in inst SRAM\n");
  1760. return 0;
  1761. }
  1762. /* Try initialize */
  1763. image = (__le32 *)priv->ucode_init.v_addr;
  1764. len = priv->ucode_init.len;
  1765. rc = iwl3945_verify_inst_sparse(priv, image, len);
  1766. if (rc == 0) {
  1767. IWL_DEBUG_INFO(priv, "Initialize uCode is good in inst SRAM\n");
  1768. return 0;
  1769. }
  1770. /* Try runtime/protocol */
  1771. image = (__le32 *)priv->ucode_code.v_addr;
  1772. len = priv->ucode_code.len;
  1773. rc = iwl3945_verify_inst_sparse(priv, image, len);
  1774. if (rc == 0) {
  1775. IWL_DEBUG_INFO(priv, "Runtime uCode is good in inst SRAM\n");
  1776. return 0;
  1777. }
  1778. IWL_ERR(priv, "NO VALID UCODE IMAGE IN INSTRUCTION SRAM!!\n");
  1779. /* Since nothing seems to match, show first several data entries in
  1780. * instruction SRAM, so maybe visual inspection will give a clue.
  1781. * Selection of bootstrap image (vs. other images) is arbitrary. */
  1782. image = (__le32 *)priv->ucode_boot.v_addr;
  1783. len = priv->ucode_boot.len;
  1784. rc = iwl3945_verify_inst_full(priv, image, len);
  1785. return rc;
  1786. }
  1787. static void iwl3945_nic_start(struct iwl_priv *priv)
  1788. {
  1789. /* Remove all resets to allow NIC to operate */
  1790. iwl_write32(priv, CSR_RESET, 0);
  1791. }
  1792. #define IWL3945_UCODE_GET(item) \
  1793. static u32 iwl3945_ucode_get_##item(const struct iwl_ucode_header *ucode)\
  1794. { \
  1795. return le32_to_cpu(ucode->u.v1.item); \
  1796. }
  1797. static u32 iwl3945_ucode_get_header_size(u32 api_ver)
  1798. {
  1799. return 24;
  1800. }
  1801. static u8 *iwl3945_ucode_get_data(const struct iwl_ucode_header *ucode)
  1802. {
  1803. return (u8 *) ucode->u.v1.data;
  1804. }
  1805. IWL3945_UCODE_GET(inst_size);
  1806. IWL3945_UCODE_GET(data_size);
  1807. IWL3945_UCODE_GET(init_size);
  1808. IWL3945_UCODE_GET(init_data_size);
  1809. IWL3945_UCODE_GET(boot_size);
  1810. /**
  1811. * iwl3945_read_ucode - Read uCode images from disk file.
  1812. *
  1813. * Copy into buffers for card to fetch via bus-mastering
  1814. */
  1815. static int iwl3945_read_ucode(struct iwl_priv *priv)
  1816. {
  1817. const struct iwl_ucode_header *ucode;
  1818. int ret = -EINVAL, index;
  1819. const struct firmware *ucode_raw;
  1820. /* firmware file name contains uCode/driver compatibility version */
  1821. const char *name_pre = priv->cfg->fw_name_pre;
  1822. const unsigned int api_max = priv->cfg->ucode_api_max;
  1823. const unsigned int api_min = priv->cfg->ucode_api_min;
  1824. char buf[25];
  1825. u8 *src;
  1826. size_t len;
  1827. u32 api_ver, inst_size, data_size, init_size, init_data_size, boot_size;
  1828. /* Ask kernel firmware_class module to get the boot firmware off disk.
  1829. * request_firmware() is synchronous, file is in memory on return. */
  1830. for (index = api_max; index >= api_min; index--) {
  1831. sprintf(buf, "%s%u%s", name_pre, index, ".ucode");
  1832. ret = request_firmware(&ucode_raw, buf, &priv->pci_dev->dev);
  1833. if (ret < 0) {
  1834. IWL_ERR(priv, "%s firmware file req failed: %d\n",
  1835. buf, ret);
  1836. if (ret == -ENOENT)
  1837. continue;
  1838. else
  1839. goto error;
  1840. } else {
  1841. if (index < api_max)
  1842. IWL_ERR(priv, "Loaded firmware %s, "
  1843. "which is deprecated. "
  1844. " Please use API v%u instead.\n",
  1845. buf, api_max);
  1846. IWL_DEBUG_INFO(priv, "Got firmware '%s' file "
  1847. "(%zd bytes) from disk\n",
  1848. buf, ucode_raw->size);
  1849. break;
  1850. }
  1851. }
  1852. if (ret < 0)
  1853. goto error;
  1854. /* Make sure that we got at least our header! */
  1855. if (ucode_raw->size < iwl3945_ucode_get_header_size(1)) {
  1856. IWL_ERR(priv, "File size way too small!\n");
  1857. ret = -EINVAL;
  1858. goto err_release;
  1859. }
  1860. /* Data from ucode file: header followed by uCode images */
  1861. ucode = (struct iwl_ucode_header *)ucode_raw->data;
  1862. priv->ucode_ver = le32_to_cpu(ucode->ver);
  1863. api_ver = IWL_UCODE_API(priv->ucode_ver);
  1864. inst_size = iwl3945_ucode_get_inst_size(ucode);
  1865. data_size = iwl3945_ucode_get_data_size(ucode);
  1866. init_size = iwl3945_ucode_get_init_size(ucode);
  1867. init_data_size = iwl3945_ucode_get_init_data_size(ucode);
  1868. boot_size = iwl3945_ucode_get_boot_size(ucode);
  1869. src = iwl3945_ucode_get_data(ucode);
  1870. /* api_ver should match the api version forming part of the
  1871. * firmware filename ... but we don't check for that and only rely
  1872. * on the API version read from firmware header from here on forward */
  1873. if (api_ver < api_min || api_ver > api_max) {
  1874. IWL_ERR(priv, "Driver unable to support your firmware API. "
  1875. "Driver supports v%u, firmware is v%u.\n",
  1876. api_max, api_ver);
  1877. priv->ucode_ver = 0;
  1878. ret = -EINVAL;
  1879. goto err_release;
  1880. }
  1881. if (api_ver != api_max)
  1882. IWL_ERR(priv, "Firmware has old API version. Expected %u, "
  1883. "got %u. New firmware can be obtained "
  1884. "from http://www.intellinuxwireless.org.\n",
  1885. api_max, api_ver);
  1886. IWL_INFO(priv, "loaded firmware version %u.%u.%u.%u\n",
  1887. IWL_UCODE_MAJOR(priv->ucode_ver),
  1888. IWL_UCODE_MINOR(priv->ucode_ver),
  1889. IWL_UCODE_API(priv->ucode_ver),
  1890. IWL_UCODE_SERIAL(priv->ucode_ver));
  1891. snprintf(priv->hw->wiphy->fw_version,
  1892. sizeof(priv->hw->wiphy->fw_version),
  1893. "%u.%u.%u.%u",
  1894. IWL_UCODE_MAJOR(priv->ucode_ver),
  1895. IWL_UCODE_MINOR(priv->ucode_ver),
  1896. IWL_UCODE_API(priv->ucode_ver),
  1897. IWL_UCODE_SERIAL(priv->ucode_ver));
  1898. IWL_DEBUG_INFO(priv, "f/w package hdr ucode version raw = 0x%x\n",
  1899. priv->ucode_ver);
  1900. IWL_DEBUG_INFO(priv, "f/w package hdr runtime inst size = %u\n",
  1901. inst_size);
  1902. IWL_DEBUG_INFO(priv, "f/w package hdr runtime data size = %u\n",
  1903. data_size);
  1904. IWL_DEBUG_INFO(priv, "f/w package hdr init inst size = %u\n",
  1905. init_size);
  1906. IWL_DEBUG_INFO(priv, "f/w package hdr init data size = %u\n",
  1907. init_data_size);
  1908. IWL_DEBUG_INFO(priv, "f/w package hdr boot inst size = %u\n",
  1909. boot_size);
  1910. /* Verify size of file vs. image size info in file's header */
  1911. if (ucode_raw->size != iwl3945_ucode_get_header_size(api_ver) +
  1912. inst_size + data_size + init_size +
  1913. init_data_size + boot_size) {
  1914. IWL_DEBUG_INFO(priv,
  1915. "uCode file size %zd does not match expected size\n",
  1916. ucode_raw->size);
  1917. ret = -EINVAL;
  1918. goto err_release;
  1919. }
  1920. /* Verify that uCode images will fit in card's SRAM */
  1921. if (inst_size > IWL39_MAX_INST_SIZE) {
  1922. IWL_DEBUG_INFO(priv, "uCode instr len %d too large to fit in\n",
  1923. inst_size);
  1924. ret = -EINVAL;
  1925. goto err_release;
  1926. }
  1927. if (data_size > IWL39_MAX_DATA_SIZE) {
  1928. IWL_DEBUG_INFO(priv, "uCode data len %d too large to fit in\n",
  1929. data_size);
  1930. ret = -EINVAL;
  1931. goto err_release;
  1932. }
  1933. if (init_size > IWL39_MAX_INST_SIZE) {
  1934. IWL_DEBUG_INFO(priv,
  1935. "uCode init instr len %d too large to fit in\n",
  1936. init_size);
  1937. ret = -EINVAL;
  1938. goto err_release;
  1939. }
  1940. if (init_data_size > IWL39_MAX_DATA_SIZE) {
  1941. IWL_DEBUG_INFO(priv,
  1942. "uCode init data len %d too large to fit in\n",
  1943. init_data_size);
  1944. ret = -EINVAL;
  1945. goto err_release;
  1946. }
  1947. if (boot_size > IWL39_MAX_BSM_SIZE) {
  1948. IWL_DEBUG_INFO(priv,
  1949. "uCode boot instr len %d too large to fit in\n",
  1950. boot_size);
  1951. ret = -EINVAL;
  1952. goto err_release;
  1953. }
  1954. /* Allocate ucode buffers for card's bus-master loading ... */
  1955. /* Runtime instructions and 2 copies of data:
  1956. * 1) unmodified from disk
  1957. * 2) backup cache for save/restore during power-downs */
  1958. priv->ucode_code.len = inst_size;
  1959. iwl_alloc_fw_desc(priv->pci_dev, &priv->ucode_code);
  1960. priv->ucode_data.len = data_size;
  1961. iwl_alloc_fw_desc(priv->pci_dev, &priv->ucode_data);
  1962. priv->ucode_data_backup.len = data_size;
  1963. iwl_alloc_fw_desc(priv->pci_dev, &priv->ucode_data_backup);
  1964. if (!priv->ucode_code.v_addr || !priv->ucode_data.v_addr ||
  1965. !priv->ucode_data_backup.v_addr)
  1966. goto err_pci_alloc;
  1967. /* Initialization instructions and data */
  1968. if (init_size && init_data_size) {
  1969. priv->ucode_init.len = init_size;
  1970. iwl_alloc_fw_desc(priv->pci_dev, &priv->ucode_init);
  1971. priv->ucode_init_data.len = init_data_size;
  1972. iwl_alloc_fw_desc(priv->pci_dev, &priv->ucode_init_data);
  1973. if (!priv->ucode_init.v_addr || !priv->ucode_init_data.v_addr)
  1974. goto err_pci_alloc;
  1975. }
  1976. /* Bootstrap (instructions only, no data) */
  1977. if (boot_size) {
  1978. priv->ucode_boot.len = boot_size;
  1979. iwl_alloc_fw_desc(priv->pci_dev, &priv->ucode_boot);
  1980. if (!priv->ucode_boot.v_addr)
  1981. goto err_pci_alloc;
  1982. }
  1983. /* Copy images into buffers for card's bus-master reads ... */
  1984. /* Runtime instructions (first block of data in file) */
  1985. len = inst_size;
  1986. IWL_DEBUG_INFO(priv,
  1987. "Copying (but not loading) uCode instr len %zd\n", len);
  1988. memcpy(priv->ucode_code.v_addr, src, len);
  1989. src += len;
  1990. IWL_DEBUG_INFO(priv, "uCode instr buf vaddr = 0x%p, paddr = 0x%08x\n",
  1991. priv->ucode_code.v_addr, (u32)priv->ucode_code.p_addr);
  1992. /* Runtime data (2nd block)
  1993. * NOTE: Copy into backup buffer will be done in iwl3945_up() */
  1994. len = data_size;
  1995. IWL_DEBUG_INFO(priv,
  1996. "Copying (but not loading) uCode data len %zd\n", len);
  1997. memcpy(priv->ucode_data.v_addr, src, len);
  1998. memcpy(priv->ucode_data_backup.v_addr, src, len);
  1999. src += len;
  2000. /* Initialization instructions (3rd block) */
  2001. if (init_size) {
  2002. len = init_size;
  2003. IWL_DEBUG_INFO(priv,
  2004. "Copying (but not loading) init instr len %zd\n", len);
  2005. memcpy(priv->ucode_init.v_addr, src, len);
  2006. src += len;
  2007. }
  2008. /* Initialization data (4th block) */
  2009. if (init_data_size) {
  2010. len = init_data_size;
  2011. IWL_DEBUG_INFO(priv,
  2012. "Copying (but not loading) init data len %zd\n", len);
  2013. memcpy(priv->ucode_init_data.v_addr, src, len);
  2014. src += len;
  2015. }
  2016. /* Bootstrap instructions (5th block) */
  2017. len = boot_size;
  2018. IWL_DEBUG_INFO(priv,
  2019. "Copying (but not loading) boot instr len %zd\n", len);
  2020. memcpy(priv->ucode_boot.v_addr, src, len);
  2021. /* We have our copies now, allow OS release its copies */
  2022. release_firmware(ucode_raw);
  2023. return 0;
  2024. err_pci_alloc:
  2025. IWL_ERR(priv, "failed to allocate pci memory\n");
  2026. ret = -ENOMEM;
  2027. iwl3945_dealloc_ucode_pci(priv);
  2028. err_release:
  2029. release_firmware(ucode_raw);
  2030. error:
  2031. return ret;
  2032. }
  2033. /**
  2034. * iwl3945_set_ucode_ptrs - Set uCode address location
  2035. *
  2036. * Tell initialization uCode where to find runtime uCode.
  2037. *
  2038. * BSM registers initially contain pointers to initialization uCode.
  2039. * We need to replace them to load runtime uCode inst and data,
  2040. * and to save runtime data when powering down.
  2041. */
  2042. static int iwl3945_set_ucode_ptrs(struct iwl_priv *priv)
  2043. {
  2044. dma_addr_t pinst;
  2045. dma_addr_t pdata;
  2046. /* bits 31:0 for 3945 */
  2047. pinst = priv->ucode_code.p_addr;
  2048. pdata = priv->ucode_data_backup.p_addr;
  2049. /* Tell bootstrap uCode where to find image to load */
  2050. iwl_write_prph(priv, BSM_DRAM_INST_PTR_REG, pinst);
  2051. iwl_write_prph(priv, BSM_DRAM_DATA_PTR_REG, pdata);
  2052. iwl_write_prph(priv, BSM_DRAM_DATA_BYTECOUNT_REG,
  2053. priv->ucode_data.len);
  2054. /* Inst byte count must be last to set up, bit 31 signals uCode
  2055. * that all new ptr/size info is in place */
  2056. iwl_write_prph(priv, BSM_DRAM_INST_BYTECOUNT_REG,
  2057. priv->ucode_code.len | BSM_DRAM_INST_LOAD);
  2058. IWL_DEBUG_INFO(priv, "Runtime uCode pointers are set.\n");
  2059. return 0;
  2060. }
  2061. /**
  2062. * iwl3945_init_alive_start - Called after REPLY_ALIVE notification received
  2063. *
  2064. * Called after REPLY_ALIVE notification received from "initialize" uCode.
  2065. *
  2066. * Tell "initialize" uCode to go ahead and load the runtime uCode.
  2067. */
  2068. static void iwl3945_init_alive_start(struct iwl_priv *priv)
  2069. {
  2070. /* Check alive response for "valid" sign from uCode */
  2071. if (priv->card_alive_init.is_valid != UCODE_VALID_OK) {
  2072. /* We had an error bringing up the hardware, so take it
  2073. * all the way back down so we can try again */
  2074. IWL_DEBUG_INFO(priv, "Initialize Alive failed.\n");
  2075. goto restart;
  2076. }
  2077. /* Bootstrap uCode has loaded initialize uCode ... verify inst image.
  2078. * This is a paranoid check, because we would not have gotten the
  2079. * "initialize" alive if code weren't properly loaded. */
  2080. if (iwl3945_verify_ucode(priv)) {
  2081. /* Runtime instruction load was bad;
  2082. * take it all the way back down so we can try again */
  2083. IWL_DEBUG_INFO(priv, "Bad \"initialize\" uCode load.\n");
  2084. goto restart;
  2085. }
  2086. /* Send pointers to protocol/runtime uCode image ... init code will
  2087. * load and launch runtime uCode, which will send us another "Alive"
  2088. * notification. */
  2089. IWL_DEBUG_INFO(priv, "Initialization Alive received.\n");
  2090. if (iwl3945_set_ucode_ptrs(priv)) {
  2091. /* Runtime instruction load won't happen;
  2092. * take it all the way back down so we can try again */
  2093. IWL_DEBUG_INFO(priv, "Couldn't set up uCode pointers.\n");
  2094. goto restart;
  2095. }
  2096. return;
  2097. restart:
  2098. queue_work(priv->workqueue, &priv->restart);
  2099. }
  2100. /**
  2101. * iwl3945_alive_start - called after REPLY_ALIVE notification received
  2102. * from protocol/runtime uCode (initialization uCode's
  2103. * Alive gets handled by iwl3945_init_alive_start()).
  2104. */
  2105. static void iwl3945_alive_start(struct iwl_priv *priv)
  2106. {
  2107. int thermal_spin = 0;
  2108. u32 rfkill;
  2109. IWL_DEBUG_INFO(priv, "Runtime Alive received.\n");
  2110. if (priv->card_alive.is_valid != UCODE_VALID_OK) {
  2111. /* We had an error bringing up the hardware, so take it
  2112. * all the way back down so we can try again */
  2113. IWL_DEBUG_INFO(priv, "Alive failed.\n");
  2114. goto restart;
  2115. }
  2116. /* Initialize uCode has loaded Runtime uCode ... verify inst image.
  2117. * This is a paranoid check, because we would not have gotten the
  2118. * "runtime" alive if code weren't properly loaded. */
  2119. if (iwl3945_verify_ucode(priv)) {
  2120. /* Runtime instruction load was bad;
  2121. * take it all the way back down so we can try again */
  2122. IWL_DEBUG_INFO(priv, "Bad runtime uCode load.\n");
  2123. goto restart;
  2124. }
  2125. rfkill = iwl_read_prph(priv, APMG_RFKILL_REG);
  2126. IWL_DEBUG_INFO(priv, "RFKILL status: 0x%x\n", rfkill);
  2127. if (rfkill & 0x1) {
  2128. clear_bit(STATUS_RF_KILL_HW, &priv->status);
  2129. /* if RFKILL is not on, then wait for thermal
  2130. * sensor in adapter to kick in */
  2131. while (iwl3945_hw_get_temperature(priv) == 0) {
  2132. thermal_spin++;
  2133. udelay(10);
  2134. }
  2135. if (thermal_spin)
  2136. IWL_DEBUG_INFO(priv, "Thermal calibration took %dus\n",
  2137. thermal_spin * 10);
  2138. } else
  2139. set_bit(STATUS_RF_KILL_HW, &priv->status);
  2140. /* After the ALIVE response, we can send commands to 3945 uCode */
  2141. set_bit(STATUS_ALIVE, &priv->status);
  2142. if (priv->cfg->ops->lib->recover_from_tx_stall) {
  2143. /* Enable timer to monitor the driver queues */
  2144. mod_timer(&priv->monitor_recover,
  2145. jiffies +
  2146. msecs_to_jiffies(priv->cfg->monitor_recover_period));
  2147. }
  2148. if (iwl_is_rfkill(priv))
  2149. return;
  2150. ieee80211_wake_queues(priv->hw);
  2151. priv->active_rate = IWL_RATES_MASK;
  2152. iwl_power_update_mode(priv, true);
  2153. if (iwl_is_associated(priv)) {
  2154. struct iwl3945_rxon_cmd *active_rxon =
  2155. (struct iwl3945_rxon_cmd *)(&priv->active_rxon);
  2156. priv->staging_rxon.filter_flags |= RXON_FILTER_ASSOC_MSK;
  2157. active_rxon->filter_flags &= ~RXON_FILTER_ASSOC_MSK;
  2158. } else {
  2159. /* Initialize our rx_config data */
  2160. iwl_connection_init_rx_config(priv, NULL);
  2161. }
  2162. /* Configure Bluetooth device coexistence support */
  2163. priv->cfg->ops->hcmd->send_bt_config(priv);
  2164. /* Configure the adapter for unassociated operation */
  2165. iwlcore_commit_rxon(priv);
  2166. iwl3945_reg_txpower_periodic(priv);
  2167. iwl_leds_init(priv);
  2168. IWL_DEBUG_INFO(priv, "ALIVE processing complete.\n");
  2169. set_bit(STATUS_READY, &priv->status);
  2170. wake_up_interruptible(&priv->wait_command_queue);
  2171. return;
  2172. restart:
  2173. queue_work(priv->workqueue, &priv->restart);
  2174. }
  2175. static void iwl3945_cancel_deferred_work(struct iwl_priv *priv);
  2176. static void __iwl3945_down(struct iwl_priv *priv)
  2177. {
  2178. unsigned long flags;
  2179. int exit_pending = test_bit(STATUS_EXIT_PENDING, &priv->status);
  2180. struct ieee80211_conf *conf = NULL;
  2181. IWL_DEBUG_INFO(priv, DRV_NAME " is going down\n");
  2182. conf = ieee80211_get_hw_conf(priv->hw);
  2183. if (!exit_pending)
  2184. set_bit(STATUS_EXIT_PENDING, &priv->status);
  2185. /* Station information will now be cleared in device */
  2186. iwl_clear_ucode_stations(priv);
  2187. iwl_dealloc_bcast_station(priv);
  2188. iwl_clear_driver_stations(priv);
  2189. /* Unblock any waiting calls */
  2190. wake_up_interruptible_all(&priv->wait_command_queue);
  2191. /* Wipe out the EXIT_PENDING status bit if we are not actually
  2192. * exiting the module */
  2193. if (!exit_pending)
  2194. clear_bit(STATUS_EXIT_PENDING, &priv->status);
  2195. /* stop and reset the on-board processor */
  2196. iwl_write32(priv, CSR_RESET, CSR_RESET_REG_FLAG_NEVO_RESET);
  2197. /* tell the device to stop sending interrupts */
  2198. spin_lock_irqsave(&priv->lock, flags);
  2199. iwl_disable_interrupts(priv);
  2200. spin_unlock_irqrestore(&priv->lock, flags);
  2201. iwl_synchronize_irq(priv);
  2202. if (priv->mac80211_registered)
  2203. ieee80211_stop_queues(priv->hw);
  2204. /* If we have not previously called iwl3945_init() then
  2205. * clear all bits but the RF Kill bits and return */
  2206. if (!iwl_is_init(priv)) {
  2207. priv->status = test_bit(STATUS_RF_KILL_HW, &priv->status) <<
  2208. STATUS_RF_KILL_HW |
  2209. test_bit(STATUS_GEO_CONFIGURED, &priv->status) <<
  2210. STATUS_GEO_CONFIGURED |
  2211. test_bit(STATUS_EXIT_PENDING, &priv->status) <<
  2212. STATUS_EXIT_PENDING;
  2213. goto exit;
  2214. }
  2215. /* ...otherwise clear out all the status bits but the RF Kill
  2216. * bit and continue taking the NIC down. */
  2217. priv->status &= test_bit(STATUS_RF_KILL_HW, &priv->status) <<
  2218. STATUS_RF_KILL_HW |
  2219. test_bit(STATUS_GEO_CONFIGURED, &priv->status) <<
  2220. STATUS_GEO_CONFIGURED |
  2221. test_bit(STATUS_FW_ERROR, &priv->status) <<
  2222. STATUS_FW_ERROR |
  2223. test_bit(STATUS_EXIT_PENDING, &priv->status) <<
  2224. STATUS_EXIT_PENDING;
  2225. iwl3945_hw_txq_ctx_stop(priv);
  2226. iwl3945_hw_rxq_stop(priv);
  2227. /* Power-down device's busmaster DMA clocks */
  2228. iwl_write_prph(priv, APMG_CLK_DIS_REG, APMG_CLK_VAL_DMA_CLK_RQT);
  2229. udelay(5);
  2230. /* Stop the device, and put it in low power state */
  2231. priv->cfg->ops->lib->apm_ops.stop(priv);
  2232. exit:
  2233. memset(&priv->card_alive, 0, sizeof(struct iwl_alive_resp));
  2234. if (priv->ibss_beacon)
  2235. dev_kfree_skb(priv->ibss_beacon);
  2236. priv->ibss_beacon = NULL;
  2237. /* clear out any free frames */
  2238. iwl3945_clear_free_frames(priv);
  2239. }
  2240. static void iwl3945_down(struct iwl_priv *priv)
  2241. {
  2242. mutex_lock(&priv->mutex);
  2243. __iwl3945_down(priv);
  2244. mutex_unlock(&priv->mutex);
  2245. iwl3945_cancel_deferred_work(priv);
  2246. }
  2247. #define MAX_HW_RESTARTS 5
  2248. static int __iwl3945_up(struct iwl_priv *priv)
  2249. {
  2250. int rc, i;
  2251. rc = iwl_alloc_bcast_station(priv, false);
  2252. if (rc)
  2253. return rc;
  2254. if (test_bit(STATUS_EXIT_PENDING, &priv->status)) {
  2255. IWL_WARN(priv, "Exit pending; will not bring the NIC up\n");
  2256. return -EIO;
  2257. }
  2258. if (!priv->ucode_data_backup.v_addr || !priv->ucode_data.v_addr) {
  2259. IWL_ERR(priv, "ucode not available for device bring up\n");
  2260. return -EIO;
  2261. }
  2262. /* If platform's RF_KILL switch is NOT set to KILL */
  2263. if (iwl_read32(priv, CSR_GP_CNTRL) &
  2264. CSR_GP_CNTRL_REG_FLAG_HW_RF_KILL_SW)
  2265. clear_bit(STATUS_RF_KILL_HW, &priv->status);
  2266. else {
  2267. set_bit(STATUS_RF_KILL_HW, &priv->status);
  2268. IWL_WARN(priv, "Radio disabled by HW RF Kill switch\n");
  2269. return -ENODEV;
  2270. }
  2271. iwl_write32(priv, CSR_INT, 0xFFFFFFFF);
  2272. rc = iwl3945_hw_nic_init(priv);
  2273. if (rc) {
  2274. IWL_ERR(priv, "Unable to int nic\n");
  2275. return rc;
  2276. }
  2277. /* make sure rfkill handshake bits are cleared */
  2278. iwl_write32(priv, CSR_UCODE_DRV_GP1_CLR, CSR_UCODE_SW_BIT_RFKILL);
  2279. iwl_write32(priv, CSR_UCODE_DRV_GP1_CLR,
  2280. CSR_UCODE_DRV_GP1_BIT_CMD_BLOCKED);
  2281. /* clear (again), then enable host interrupts */
  2282. iwl_write32(priv, CSR_INT, 0xFFFFFFFF);
  2283. iwl_enable_interrupts(priv);
  2284. /* really make sure rfkill handshake bits are cleared */
  2285. iwl_write32(priv, CSR_UCODE_DRV_GP1_CLR, CSR_UCODE_SW_BIT_RFKILL);
  2286. iwl_write32(priv, CSR_UCODE_DRV_GP1_CLR, CSR_UCODE_SW_BIT_RFKILL);
  2287. /* Copy original ucode data image from disk into backup cache.
  2288. * This will be used to initialize the on-board processor's
  2289. * data SRAM for a clean start when the runtime program first loads. */
  2290. memcpy(priv->ucode_data_backup.v_addr, priv->ucode_data.v_addr,
  2291. priv->ucode_data.len);
  2292. /* We return success when we resume from suspend and rf_kill is on. */
  2293. if (test_bit(STATUS_RF_KILL_HW, &priv->status))
  2294. return 0;
  2295. for (i = 0; i < MAX_HW_RESTARTS; i++) {
  2296. /* load bootstrap state machine,
  2297. * load bootstrap program into processor's memory,
  2298. * prepare to load the "initialize" uCode */
  2299. rc = priv->cfg->ops->lib->load_ucode(priv);
  2300. if (rc) {
  2301. IWL_ERR(priv,
  2302. "Unable to set up bootstrap uCode: %d\n", rc);
  2303. continue;
  2304. }
  2305. /* start card; "initialize" will load runtime ucode */
  2306. iwl3945_nic_start(priv);
  2307. IWL_DEBUG_INFO(priv, DRV_NAME " is coming up\n");
  2308. return 0;
  2309. }
  2310. set_bit(STATUS_EXIT_PENDING, &priv->status);
  2311. __iwl3945_down(priv);
  2312. clear_bit(STATUS_EXIT_PENDING, &priv->status);
  2313. /* tried to restart and config the device for as long as our
  2314. * patience could withstand */
  2315. IWL_ERR(priv, "Unable to initialize device after %d attempts.\n", i);
  2316. return -EIO;
  2317. }
  2318. /*****************************************************************************
  2319. *
  2320. * Workqueue callbacks
  2321. *
  2322. *****************************************************************************/
  2323. static void iwl3945_bg_init_alive_start(struct work_struct *data)
  2324. {
  2325. struct iwl_priv *priv =
  2326. container_of(data, struct iwl_priv, init_alive_start.work);
  2327. if (test_bit(STATUS_EXIT_PENDING, &priv->status))
  2328. return;
  2329. mutex_lock(&priv->mutex);
  2330. iwl3945_init_alive_start(priv);
  2331. mutex_unlock(&priv->mutex);
  2332. }
  2333. static void iwl3945_bg_alive_start(struct work_struct *data)
  2334. {
  2335. struct iwl_priv *priv =
  2336. container_of(data, struct iwl_priv, alive_start.work);
  2337. if (test_bit(STATUS_EXIT_PENDING, &priv->status))
  2338. return;
  2339. mutex_lock(&priv->mutex);
  2340. iwl3945_alive_start(priv);
  2341. mutex_unlock(&priv->mutex);
  2342. }
  2343. /*
  2344. * 3945 cannot interrupt driver when hardware rf kill switch toggles;
  2345. * driver must poll CSR_GP_CNTRL_REG register for change. This register
  2346. * *is* readable even when device has been SW_RESET into low power mode
  2347. * (e.g. during RF KILL).
  2348. */
  2349. static void iwl3945_rfkill_poll(struct work_struct *data)
  2350. {
  2351. struct iwl_priv *priv =
  2352. container_of(data, struct iwl_priv, _3945.rfkill_poll.work);
  2353. bool old_rfkill = test_bit(STATUS_RF_KILL_HW, &priv->status);
  2354. bool new_rfkill = !(iwl_read32(priv, CSR_GP_CNTRL)
  2355. & CSR_GP_CNTRL_REG_FLAG_HW_RF_KILL_SW);
  2356. if (new_rfkill != old_rfkill) {
  2357. if (new_rfkill)
  2358. set_bit(STATUS_RF_KILL_HW, &priv->status);
  2359. else
  2360. clear_bit(STATUS_RF_KILL_HW, &priv->status);
  2361. wiphy_rfkill_set_hw_state(priv->hw->wiphy, new_rfkill);
  2362. IWL_DEBUG_RF_KILL(priv, "RF_KILL bit toggled to %s.\n",
  2363. new_rfkill ? "disable radio" : "enable radio");
  2364. }
  2365. /* Keep this running, even if radio now enabled. This will be
  2366. * cancelled in mac_start() if system decides to start again */
  2367. queue_delayed_work(priv->workqueue, &priv->_3945.rfkill_poll,
  2368. round_jiffies_relative(2 * HZ));
  2369. }
  2370. void iwl3945_request_scan(struct iwl_priv *priv, struct ieee80211_vif *vif)
  2371. {
  2372. struct iwl_host_cmd cmd = {
  2373. .id = REPLY_SCAN_CMD,
  2374. .len = sizeof(struct iwl3945_scan_cmd),
  2375. .flags = CMD_SIZE_HUGE,
  2376. };
  2377. struct iwl3945_scan_cmd *scan;
  2378. struct ieee80211_conf *conf = NULL;
  2379. u8 n_probes = 0;
  2380. enum ieee80211_band band;
  2381. bool is_active = false;
  2382. conf = ieee80211_get_hw_conf(priv->hw);
  2383. cancel_delayed_work(&priv->scan_check);
  2384. if (!iwl_is_ready(priv)) {
  2385. IWL_WARN(priv, "request scan called when driver not ready.\n");
  2386. goto done;
  2387. }
  2388. /* Make sure the scan wasn't canceled before this queued work
  2389. * was given the chance to run... */
  2390. if (!test_bit(STATUS_SCANNING, &priv->status))
  2391. goto done;
  2392. /* This should never be called or scheduled if there is currently
  2393. * a scan active in the hardware. */
  2394. if (test_bit(STATUS_SCAN_HW, &priv->status)) {
  2395. IWL_DEBUG_INFO(priv, "Multiple concurrent scan requests "
  2396. "Ignoring second request.\n");
  2397. goto done;
  2398. }
  2399. if (test_bit(STATUS_EXIT_PENDING, &priv->status)) {
  2400. IWL_DEBUG_SCAN(priv, "Aborting scan due to device shutdown\n");
  2401. goto done;
  2402. }
  2403. if (test_bit(STATUS_SCAN_ABORTING, &priv->status)) {
  2404. IWL_DEBUG_HC(priv,
  2405. "Scan request while abort pending. Queuing.\n");
  2406. goto done;
  2407. }
  2408. if (iwl_is_rfkill(priv)) {
  2409. IWL_DEBUG_HC(priv, "Aborting scan due to RF Kill activation\n");
  2410. goto done;
  2411. }
  2412. if (!test_bit(STATUS_READY, &priv->status)) {
  2413. IWL_DEBUG_HC(priv,
  2414. "Scan request while uninitialized. Queuing.\n");
  2415. goto done;
  2416. }
  2417. if (!priv->scan_cmd) {
  2418. priv->scan_cmd = kmalloc(sizeof(struct iwl3945_scan_cmd) +
  2419. IWL_MAX_SCAN_SIZE, GFP_KERNEL);
  2420. if (!priv->scan_cmd) {
  2421. IWL_DEBUG_SCAN(priv, "Fail to allocate scan memory\n");
  2422. goto done;
  2423. }
  2424. }
  2425. scan = priv->scan_cmd;
  2426. memset(scan, 0, sizeof(struct iwl3945_scan_cmd) + IWL_MAX_SCAN_SIZE);
  2427. scan->quiet_plcp_th = IWL_PLCP_QUIET_THRESH;
  2428. scan->quiet_time = IWL_ACTIVE_QUIET_TIME;
  2429. if (iwl_is_associated(priv)) {
  2430. u16 interval = 0;
  2431. u32 extra;
  2432. u32 suspend_time = 100;
  2433. u32 scan_suspend_time = 100;
  2434. unsigned long flags;
  2435. IWL_DEBUG_INFO(priv, "Scanning while associated...\n");
  2436. spin_lock_irqsave(&priv->lock, flags);
  2437. interval = vif ? vif->bss_conf.beacon_int : 0;
  2438. spin_unlock_irqrestore(&priv->lock, flags);
  2439. scan->suspend_time = 0;
  2440. scan->max_out_time = cpu_to_le32(200 * 1024);
  2441. if (!interval)
  2442. interval = suspend_time;
  2443. /*
  2444. * suspend time format:
  2445. * 0-19: beacon interval in usec (time before exec.)
  2446. * 20-23: 0
  2447. * 24-31: number of beacons (suspend between channels)
  2448. */
  2449. extra = (suspend_time / interval) << 24;
  2450. scan_suspend_time = 0xFF0FFFFF &
  2451. (extra | ((suspend_time % interval) * 1024));
  2452. scan->suspend_time = cpu_to_le32(scan_suspend_time);
  2453. IWL_DEBUG_SCAN(priv, "suspend_time 0x%X beacon interval %d\n",
  2454. scan_suspend_time, interval);
  2455. }
  2456. if (priv->is_internal_short_scan) {
  2457. IWL_DEBUG_SCAN(priv, "Start internal passive scan.\n");
  2458. } else if (priv->scan_request->n_ssids) {
  2459. int i, p = 0;
  2460. IWL_DEBUG_SCAN(priv, "Kicking off active scan\n");
  2461. for (i = 0; i < priv->scan_request->n_ssids; i++) {
  2462. /* always does wildcard anyway */
  2463. if (!priv->scan_request->ssids[i].ssid_len)
  2464. continue;
  2465. scan->direct_scan[p].id = WLAN_EID_SSID;
  2466. scan->direct_scan[p].len =
  2467. priv->scan_request->ssids[i].ssid_len;
  2468. memcpy(scan->direct_scan[p].ssid,
  2469. priv->scan_request->ssids[i].ssid,
  2470. priv->scan_request->ssids[i].ssid_len);
  2471. n_probes++;
  2472. p++;
  2473. }
  2474. is_active = true;
  2475. } else
  2476. IWL_DEBUG_SCAN(priv, "Kicking off passive scan.\n");
  2477. /* We don't build a direct scan probe request; the uCode will do
  2478. * that based on the direct_mask added to each channel entry */
  2479. scan->tx_cmd.tx_flags = TX_CMD_FLG_SEQ_CTL_MSK;
  2480. scan->tx_cmd.sta_id = priv->hw_params.bcast_sta_id;
  2481. scan->tx_cmd.stop_time.life_time = TX_CMD_LIFE_TIME_INFINITE;
  2482. /* flags + rate selection */
  2483. switch (priv->scan_band) {
  2484. case IEEE80211_BAND_2GHZ:
  2485. scan->flags = RXON_FLG_BAND_24G_MSK | RXON_FLG_AUTO_DETECT_MSK;
  2486. scan->tx_cmd.rate = IWL_RATE_1M_PLCP;
  2487. scan->good_CRC_th = 0;
  2488. band = IEEE80211_BAND_2GHZ;
  2489. break;
  2490. case IEEE80211_BAND_5GHZ:
  2491. scan->tx_cmd.rate = IWL_RATE_6M_PLCP;
  2492. /*
  2493. * If active scaning is requested but a certain channel
  2494. * is marked passive, we can do active scanning if we
  2495. * detect transmissions.
  2496. */
  2497. scan->good_CRC_th = is_active ? IWL_GOOD_CRC_TH_DEFAULT :
  2498. IWL_GOOD_CRC_TH_DISABLED;
  2499. band = IEEE80211_BAND_5GHZ;
  2500. break;
  2501. default:
  2502. IWL_WARN(priv, "Invalid scan band\n");
  2503. goto done;
  2504. }
  2505. if (!priv->is_internal_short_scan) {
  2506. scan->tx_cmd.len = cpu_to_le16(
  2507. iwl_fill_probe_req(priv,
  2508. (struct ieee80211_mgmt *)scan->data,
  2509. priv->scan_request->ie,
  2510. priv->scan_request->ie_len,
  2511. IWL_MAX_SCAN_SIZE - sizeof(*scan)));
  2512. } else {
  2513. scan->tx_cmd.len = cpu_to_le16(
  2514. iwl_fill_probe_req(priv,
  2515. (struct ieee80211_mgmt *)scan->data,
  2516. NULL, 0,
  2517. IWL_MAX_SCAN_SIZE - sizeof(*scan)));
  2518. }
  2519. /* select Rx antennas */
  2520. scan->flags |= iwl3945_get_antenna_flags(priv);
  2521. scan->channel_count =
  2522. iwl3945_get_channels_for_scan(priv, band, is_active, n_probes,
  2523. (void *)&scan->data[le16_to_cpu(scan->tx_cmd.len)], vif);
  2524. if (scan->channel_count == 0) {
  2525. IWL_DEBUG_SCAN(priv, "channel count %d\n", scan->channel_count);
  2526. goto done;
  2527. }
  2528. cmd.len += le16_to_cpu(scan->tx_cmd.len) +
  2529. scan->channel_count * sizeof(struct iwl3945_scan_channel);
  2530. cmd.data = scan;
  2531. scan->len = cpu_to_le16(cmd.len);
  2532. set_bit(STATUS_SCAN_HW, &priv->status);
  2533. if (iwl_send_cmd_sync(priv, &cmd))
  2534. goto done;
  2535. queue_delayed_work(priv->workqueue, &priv->scan_check,
  2536. IWL_SCAN_CHECK_WATCHDOG);
  2537. return;
  2538. done:
  2539. /* can not perform scan make sure we clear scanning
  2540. * bits from status so next scan request can be performed.
  2541. * if we dont clear scanning status bit here all next scan
  2542. * will fail
  2543. */
  2544. clear_bit(STATUS_SCAN_HW, &priv->status);
  2545. clear_bit(STATUS_SCANNING, &priv->status);
  2546. /* inform mac80211 scan aborted */
  2547. queue_work(priv->workqueue, &priv->scan_completed);
  2548. }
  2549. static void iwl3945_bg_restart(struct work_struct *data)
  2550. {
  2551. struct iwl_priv *priv = container_of(data, struct iwl_priv, restart);
  2552. if (test_bit(STATUS_EXIT_PENDING, &priv->status))
  2553. return;
  2554. if (test_and_clear_bit(STATUS_FW_ERROR, &priv->status)) {
  2555. mutex_lock(&priv->mutex);
  2556. priv->vif = NULL;
  2557. priv->is_open = 0;
  2558. mutex_unlock(&priv->mutex);
  2559. iwl3945_down(priv);
  2560. ieee80211_restart_hw(priv->hw);
  2561. } else {
  2562. iwl3945_down(priv);
  2563. if (test_bit(STATUS_EXIT_PENDING, &priv->status))
  2564. return;
  2565. mutex_lock(&priv->mutex);
  2566. __iwl3945_up(priv);
  2567. mutex_unlock(&priv->mutex);
  2568. }
  2569. }
  2570. static void iwl3945_bg_rx_replenish(struct work_struct *data)
  2571. {
  2572. struct iwl_priv *priv =
  2573. container_of(data, struct iwl_priv, rx_replenish);
  2574. if (test_bit(STATUS_EXIT_PENDING, &priv->status))
  2575. return;
  2576. mutex_lock(&priv->mutex);
  2577. iwl3945_rx_replenish(priv);
  2578. mutex_unlock(&priv->mutex);
  2579. }
  2580. void iwl3945_post_associate(struct iwl_priv *priv, struct ieee80211_vif *vif)
  2581. {
  2582. int rc = 0;
  2583. struct ieee80211_conf *conf = NULL;
  2584. if (!vif || !priv->is_open)
  2585. return;
  2586. if (vif->type == NL80211_IFTYPE_AP) {
  2587. IWL_ERR(priv, "%s Should not be called in AP mode\n", __func__);
  2588. return;
  2589. }
  2590. IWL_DEBUG_ASSOC(priv, "Associated as %d to: %pM\n",
  2591. vif->bss_conf.aid, priv->active_rxon.bssid_addr);
  2592. if (test_bit(STATUS_EXIT_PENDING, &priv->status))
  2593. return;
  2594. iwl_scan_cancel_timeout(priv, 200);
  2595. conf = ieee80211_get_hw_conf(priv->hw);
  2596. priv->staging_rxon.filter_flags &= ~RXON_FILTER_ASSOC_MSK;
  2597. iwlcore_commit_rxon(priv);
  2598. memset(&priv->rxon_timing, 0, sizeof(struct iwl_rxon_time_cmd));
  2599. iwl_setup_rxon_timing(priv, vif);
  2600. rc = iwl_send_cmd_pdu(priv, REPLY_RXON_TIMING,
  2601. sizeof(priv->rxon_timing), &priv->rxon_timing);
  2602. if (rc)
  2603. IWL_WARN(priv, "REPLY_RXON_TIMING failed - "
  2604. "Attempting to continue.\n");
  2605. priv->staging_rxon.filter_flags |= RXON_FILTER_ASSOC_MSK;
  2606. priv->staging_rxon.assoc_id = cpu_to_le16(vif->bss_conf.aid);
  2607. IWL_DEBUG_ASSOC(priv, "assoc id %d beacon interval %d\n",
  2608. vif->bss_conf.aid, vif->bss_conf.beacon_int);
  2609. if (vif->bss_conf.assoc_capability & WLAN_CAPABILITY_SHORT_PREAMBLE)
  2610. priv->staging_rxon.flags |= RXON_FLG_SHORT_PREAMBLE_MSK;
  2611. else
  2612. priv->staging_rxon.flags &= ~RXON_FLG_SHORT_PREAMBLE_MSK;
  2613. if (priv->staging_rxon.flags & RXON_FLG_BAND_24G_MSK) {
  2614. if (vif->bss_conf.assoc_capability & WLAN_CAPABILITY_SHORT_SLOT_TIME)
  2615. priv->staging_rxon.flags |= RXON_FLG_SHORT_SLOT_MSK;
  2616. else
  2617. priv->staging_rxon.flags &= ~RXON_FLG_SHORT_SLOT_MSK;
  2618. if (vif->type == NL80211_IFTYPE_ADHOC)
  2619. priv->staging_rxon.flags &= ~RXON_FLG_SHORT_SLOT_MSK;
  2620. }
  2621. iwlcore_commit_rxon(priv);
  2622. switch (vif->type) {
  2623. case NL80211_IFTYPE_STATION:
  2624. iwl3945_rate_scale_init(priv->hw, IWL_AP_ID);
  2625. break;
  2626. case NL80211_IFTYPE_ADHOC:
  2627. iwl3945_send_beacon_cmd(priv);
  2628. break;
  2629. default:
  2630. IWL_ERR(priv, "%s Should not be called in %d mode\n",
  2631. __func__, vif->type);
  2632. break;
  2633. }
  2634. }
  2635. /*****************************************************************************
  2636. *
  2637. * mac80211 entry point functions
  2638. *
  2639. *****************************************************************************/
  2640. #define UCODE_READY_TIMEOUT (2 * HZ)
  2641. static int iwl3945_mac_start(struct ieee80211_hw *hw)
  2642. {
  2643. struct iwl_priv *priv = hw->priv;
  2644. int ret;
  2645. IWL_DEBUG_MAC80211(priv, "enter\n");
  2646. /* we should be verifying the device is ready to be opened */
  2647. mutex_lock(&priv->mutex);
  2648. /* fetch ucode file from disk, alloc and copy to bus-master buffers ...
  2649. * ucode filename and max sizes are card-specific. */
  2650. if (!priv->ucode_code.len) {
  2651. ret = iwl3945_read_ucode(priv);
  2652. if (ret) {
  2653. IWL_ERR(priv, "Could not read microcode: %d\n", ret);
  2654. mutex_unlock(&priv->mutex);
  2655. goto out_release_irq;
  2656. }
  2657. }
  2658. ret = __iwl3945_up(priv);
  2659. mutex_unlock(&priv->mutex);
  2660. if (ret)
  2661. goto out_release_irq;
  2662. IWL_DEBUG_INFO(priv, "Start UP work.\n");
  2663. /* Wait for START_ALIVE from ucode. Otherwise callbacks from
  2664. * mac80211 will not be run successfully. */
  2665. ret = wait_event_interruptible_timeout(priv->wait_command_queue,
  2666. test_bit(STATUS_READY, &priv->status),
  2667. UCODE_READY_TIMEOUT);
  2668. if (!ret) {
  2669. if (!test_bit(STATUS_READY, &priv->status)) {
  2670. IWL_ERR(priv,
  2671. "Wait for START_ALIVE timeout after %dms.\n",
  2672. jiffies_to_msecs(UCODE_READY_TIMEOUT));
  2673. ret = -ETIMEDOUT;
  2674. goto out_release_irq;
  2675. }
  2676. }
  2677. /* ucode is running and will send rfkill notifications,
  2678. * no need to poll the killswitch state anymore */
  2679. cancel_delayed_work(&priv->_3945.rfkill_poll);
  2680. iwl_led_start(priv);
  2681. priv->is_open = 1;
  2682. IWL_DEBUG_MAC80211(priv, "leave\n");
  2683. return 0;
  2684. out_release_irq:
  2685. priv->is_open = 0;
  2686. IWL_DEBUG_MAC80211(priv, "leave - failed\n");
  2687. return ret;
  2688. }
  2689. static void iwl3945_mac_stop(struct ieee80211_hw *hw)
  2690. {
  2691. struct iwl_priv *priv = hw->priv;
  2692. IWL_DEBUG_MAC80211(priv, "enter\n");
  2693. if (!priv->is_open) {
  2694. IWL_DEBUG_MAC80211(priv, "leave - skip\n");
  2695. return;
  2696. }
  2697. priv->is_open = 0;
  2698. if (iwl_is_ready_rf(priv)) {
  2699. /* stop mac, cancel any scan request and clear
  2700. * RXON_FILTER_ASSOC_MSK BIT
  2701. */
  2702. mutex_lock(&priv->mutex);
  2703. iwl_scan_cancel_timeout(priv, 100);
  2704. mutex_unlock(&priv->mutex);
  2705. }
  2706. iwl3945_down(priv);
  2707. flush_workqueue(priv->workqueue);
  2708. /* start polling the killswitch state again */
  2709. queue_delayed_work(priv->workqueue, &priv->_3945.rfkill_poll,
  2710. round_jiffies_relative(2 * HZ));
  2711. IWL_DEBUG_MAC80211(priv, "leave\n");
  2712. }
  2713. static int iwl3945_mac_tx(struct ieee80211_hw *hw, struct sk_buff *skb)
  2714. {
  2715. struct iwl_priv *priv = hw->priv;
  2716. IWL_DEBUG_MAC80211(priv, "enter\n");
  2717. IWL_DEBUG_TX(priv, "dev->xmit(%d bytes) at rate 0x%02x\n", skb->len,
  2718. ieee80211_get_tx_rate(hw, IEEE80211_SKB_CB(skb))->bitrate);
  2719. if (iwl3945_tx_skb(priv, skb))
  2720. dev_kfree_skb_any(skb);
  2721. IWL_DEBUG_MAC80211(priv, "leave\n");
  2722. return NETDEV_TX_OK;
  2723. }
  2724. void iwl3945_config_ap(struct iwl_priv *priv, struct ieee80211_vif *vif)
  2725. {
  2726. int rc = 0;
  2727. if (test_bit(STATUS_EXIT_PENDING, &priv->status))
  2728. return;
  2729. /* The following should be done only at AP bring up */
  2730. if (!(iwl_is_associated(priv))) {
  2731. /* RXON - unassoc (to set timing command) */
  2732. priv->staging_rxon.filter_flags &= ~RXON_FILTER_ASSOC_MSK;
  2733. iwlcore_commit_rxon(priv);
  2734. /* RXON Timing */
  2735. memset(&priv->rxon_timing, 0, sizeof(struct iwl_rxon_time_cmd));
  2736. iwl_setup_rxon_timing(priv, vif);
  2737. rc = iwl_send_cmd_pdu(priv, REPLY_RXON_TIMING,
  2738. sizeof(priv->rxon_timing),
  2739. &priv->rxon_timing);
  2740. if (rc)
  2741. IWL_WARN(priv, "REPLY_RXON_TIMING failed - "
  2742. "Attempting to continue.\n");
  2743. priv->staging_rxon.assoc_id = 0;
  2744. if (vif->bss_conf.assoc_capability &
  2745. WLAN_CAPABILITY_SHORT_PREAMBLE)
  2746. priv->staging_rxon.flags |=
  2747. RXON_FLG_SHORT_PREAMBLE_MSK;
  2748. else
  2749. priv->staging_rxon.flags &=
  2750. ~RXON_FLG_SHORT_PREAMBLE_MSK;
  2751. if (priv->staging_rxon.flags & RXON_FLG_BAND_24G_MSK) {
  2752. if (vif->bss_conf.assoc_capability &
  2753. WLAN_CAPABILITY_SHORT_SLOT_TIME)
  2754. priv->staging_rxon.flags |=
  2755. RXON_FLG_SHORT_SLOT_MSK;
  2756. else
  2757. priv->staging_rxon.flags &=
  2758. ~RXON_FLG_SHORT_SLOT_MSK;
  2759. if (vif->type == NL80211_IFTYPE_ADHOC)
  2760. priv->staging_rxon.flags &=
  2761. ~RXON_FLG_SHORT_SLOT_MSK;
  2762. }
  2763. /* restore RXON assoc */
  2764. priv->staging_rxon.filter_flags |= RXON_FILTER_ASSOC_MSK;
  2765. iwlcore_commit_rxon(priv);
  2766. }
  2767. iwl3945_send_beacon_cmd(priv);
  2768. /* FIXME - we need to add code here to detect a totally new
  2769. * configuration, reset the AP, unassoc, rxon timing, assoc,
  2770. * clear sta table, add BCAST sta... */
  2771. }
  2772. static int iwl3945_mac_set_key(struct ieee80211_hw *hw, enum set_key_cmd cmd,
  2773. struct ieee80211_vif *vif,
  2774. struct ieee80211_sta *sta,
  2775. struct ieee80211_key_conf *key)
  2776. {
  2777. struct iwl_priv *priv = hw->priv;
  2778. int ret = 0;
  2779. u8 sta_id = IWL_INVALID_STATION;
  2780. u8 static_key;
  2781. IWL_DEBUG_MAC80211(priv, "enter\n");
  2782. if (iwl3945_mod_params.sw_crypto) {
  2783. IWL_DEBUG_MAC80211(priv, "leave - hwcrypto disabled\n");
  2784. return -EOPNOTSUPP;
  2785. }
  2786. static_key = !iwl_is_associated(priv);
  2787. if (!static_key) {
  2788. if (!sta) {
  2789. sta_id = priv->hw_params.bcast_sta_id;
  2790. } else {
  2791. sta_id = iwl_sta_id(sta);
  2792. if (sta_id == IWL_INVALID_STATION) {
  2793. IWL_DEBUG_MAC80211(priv,
  2794. "leave - %pM not in station map.\n",
  2795. sta->addr);
  2796. return -EINVAL;
  2797. }
  2798. }
  2799. }
  2800. mutex_lock(&priv->mutex);
  2801. iwl_scan_cancel_timeout(priv, 100);
  2802. switch (cmd) {
  2803. case SET_KEY:
  2804. if (static_key)
  2805. ret = iwl3945_set_static_key(priv, key);
  2806. else
  2807. ret = iwl3945_set_dynamic_key(priv, key, sta_id);
  2808. IWL_DEBUG_MAC80211(priv, "enable hwcrypto key\n");
  2809. break;
  2810. case DISABLE_KEY:
  2811. if (static_key)
  2812. ret = iwl3945_remove_static_key(priv);
  2813. else
  2814. ret = iwl3945_clear_sta_key_info(priv, sta_id);
  2815. IWL_DEBUG_MAC80211(priv, "disable hwcrypto key\n");
  2816. break;
  2817. default:
  2818. ret = -EINVAL;
  2819. }
  2820. mutex_unlock(&priv->mutex);
  2821. IWL_DEBUG_MAC80211(priv, "leave\n");
  2822. return ret;
  2823. }
  2824. static int iwl3945_mac_sta_add(struct ieee80211_hw *hw,
  2825. struct ieee80211_vif *vif,
  2826. struct ieee80211_sta *sta)
  2827. {
  2828. struct iwl_priv *priv = hw->priv;
  2829. struct iwl3945_sta_priv *sta_priv = (void *)sta->drv_priv;
  2830. int ret;
  2831. bool is_ap = vif->type == NL80211_IFTYPE_STATION;
  2832. u8 sta_id;
  2833. sta_priv->common.sta_id = IWL_INVALID_STATION;
  2834. IWL_DEBUG_INFO(priv, "received request to add station %pM\n",
  2835. sta->addr);
  2836. ret = iwl_add_station_common(priv, sta->addr, is_ap, &sta->ht_cap,
  2837. &sta_id);
  2838. if (ret) {
  2839. IWL_ERR(priv, "Unable to add station %pM (%d)\n",
  2840. sta->addr, ret);
  2841. /* Should we return success if return code is EEXIST ? */
  2842. return ret;
  2843. }
  2844. sta_priv->common.sta_id = sta_id;
  2845. /* Initialize rate scaling */
  2846. IWL_DEBUG_INFO(priv, "Initializing rate scaling for station %pM\n",
  2847. sta->addr);
  2848. iwl3945_rs_rate_init(priv, sta, sta_id);
  2849. return 0;
  2850. }
  2851. /*****************************************************************************
  2852. *
  2853. * sysfs attributes
  2854. *
  2855. *****************************************************************************/
  2856. #ifdef CONFIG_IWLWIFI_DEBUG
  2857. /*
  2858. * The following adds a new attribute to the sysfs representation
  2859. * of this device driver (i.e. a new file in /sys/bus/pci/drivers/iwl/)
  2860. * used for controlling the debug level.
  2861. *
  2862. * See the level definitions in iwl for details.
  2863. *
  2864. * The debug_level being managed using sysfs below is a per device debug
  2865. * level that is used instead of the global debug level if it (the per
  2866. * device debug level) is set.
  2867. */
  2868. static ssize_t show_debug_level(struct device *d,
  2869. struct device_attribute *attr, char *buf)
  2870. {
  2871. struct iwl_priv *priv = dev_get_drvdata(d);
  2872. return sprintf(buf, "0x%08X\n", iwl_get_debug_level(priv));
  2873. }
  2874. static ssize_t store_debug_level(struct device *d,
  2875. struct device_attribute *attr,
  2876. const char *buf, size_t count)
  2877. {
  2878. struct iwl_priv *priv = dev_get_drvdata(d);
  2879. unsigned long val;
  2880. int ret;
  2881. ret = strict_strtoul(buf, 0, &val);
  2882. if (ret)
  2883. IWL_INFO(priv, "%s is not in hex or decimal form.\n", buf);
  2884. else {
  2885. priv->debug_level = val;
  2886. if (iwl_alloc_traffic_mem(priv))
  2887. IWL_ERR(priv,
  2888. "Not enough memory to generate traffic log\n");
  2889. }
  2890. return strnlen(buf, count);
  2891. }
  2892. static DEVICE_ATTR(debug_level, S_IWUSR | S_IRUGO,
  2893. show_debug_level, store_debug_level);
  2894. #endif /* CONFIG_IWLWIFI_DEBUG */
  2895. static ssize_t show_temperature(struct device *d,
  2896. struct device_attribute *attr, char *buf)
  2897. {
  2898. struct iwl_priv *priv = dev_get_drvdata(d);
  2899. if (!iwl_is_alive(priv))
  2900. return -EAGAIN;
  2901. return sprintf(buf, "%d\n", iwl3945_hw_get_temperature(priv));
  2902. }
  2903. static DEVICE_ATTR(temperature, S_IRUGO, show_temperature, NULL);
  2904. static ssize_t show_tx_power(struct device *d,
  2905. struct device_attribute *attr, char *buf)
  2906. {
  2907. struct iwl_priv *priv = dev_get_drvdata(d);
  2908. return sprintf(buf, "%d\n", priv->tx_power_user_lmt);
  2909. }
  2910. static ssize_t store_tx_power(struct device *d,
  2911. struct device_attribute *attr,
  2912. const char *buf, size_t count)
  2913. {
  2914. struct iwl_priv *priv = dev_get_drvdata(d);
  2915. char *p = (char *)buf;
  2916. u32 val;
  2917. val = simple_strtoul(p, &p, 10);
  2918. if (p == buf)
  2919. IWL_INFO(priv, ": %s is not in decimal form.\n", buf);
  2920. else
  2921. iwl3945_hw_reg_set_txpower(priv, val);
  2922. return count;
  2923. }
  2924. static DEVICE_ATTR(tx_power, S_IWUSR | S_IRUGO, show_tx_power, store_tx_power);
  2925. static ssize_t show_flags(struct device *d,
  2926. struct device_attribute *attr, char *buf)
  2927. {
  2928. struct iwl_priv *priv = dev_get_drvdata(d);
  2929. return sprintf(buf, "0x%04X\n", priv->active_rxon.flags);
  2930. }
  2931. static ssize_t store_flags(struct device *d,
  2932. struct device_attribute *attr,
  2933. const char *buf, size_t count)
  2934. {
  2935. struct iwl_priv *priv = dev_get_drvdata(d);
  2936. u32 flags = simple_strtoul(buf, NULL, 0);
  2937. mutex_lock(&priv->mutex);
  2938. if (le32_to_cpu(priv->staging_rxon.flags) != flags) {
  2939. /* Cancel any currently running scans... */
  2940. if (iwl_scan_cancel_timeout(priv, 100))
  2941. IWL_WARN(priv, "Could not cancel scan.\n");
  2942. else {
  2943. IWL_DEBUG_INFO(priv, "Committing rxon.flags = 0x%04X\n",
  2944. flags);
  2945. priv->staging_rxon.flags = cpu_to_le32(flags);
  2946. iwlcore_commit_rxon(priv);
  2947. }
  2948. }
  2949. mutex_unlock(&priv->mutex);
  2950. return count;
  2951. }
  2952. static DEVICE_ATTR(flags, S_IWUSR | S_IRUGO, show_flags, store_flags);
  2953. static ssize_t show_filter_flags(struct device *d,
  2954. struct device_attribute *attr, char *buf)
  2955. {
  2956. struct iwl_priv *priv = dev_get_drvdata(d);
  2957. return sprintf(buf, "0x%04X\n",
  2958. le32_to_cpu(priv->active_rxon.filter_flags));
  2959. }
  2960. static ssize_t store_filter_flags(struct device *d,
  2961. struct device_attribute *attr,
  2962. const char *buf, size_t count)
  2963. {
  2964. struct iwl_priv *priv = dev_get_drvdata(d);
  2965. u32 filter_flags = simple_strtoul(buf, NULL, 0);
  2966. mutex_lock(&priv->mutex);
  2967. if (le32_to_cpu(priv->staging_rxon.filter_flags) != filter_flags) {
  2968. /* Cancel any currently running scans... */
  2969. if (iwl_scan_cancel_timeout(priv, 100))
  2970. IWL_WARN(priv, "Could not cancel scan.\n");
  2971. else {
  2972. IWL_DEBUG_INFO(priv, "Committing rxon.filter_flags = "
  2973. "0x%04X\n", filter_flags);
  2974. priv->staging_rxon.filter_flags =
  2975. cpu_to_le32(filter_flags);
  2976. iwlcore_commit_rxon(priv);
  2977. }
  2978. }
  2979. mutex_unlock(&priv->mutex);
  2980. return count;
  2981. }
  2982. static DEVICE_ATTR(filter_flags, S_IWUSR | S_IRUGO, show_filter_flags,
  2983. store_filter_flags);
  2984. static ssize_t show_measurement(struct device *d,
  2985. struct device_attribute *attr, char *buf)
  2986. {
  2987. struct iwl_priv *priv = dev_get_drvdata(d);
  2988. struct iwl_spectrum_notification measure_report;
  2989. u32 size = sizeof(measure_report), len = 0, ofs = 0;
  2990. u8 *data = (u8 *)&measure_report;
  2991. unsigned long flags;
  2992. spin_lock_irqsave(&priv->lock, flags);
  2993. if (!(priv->measurement_status & MEASUREMENT_READY)) {
  2994. spin_unlock_irqrestore(&priv->lock, flags);
  2995. return 0;
  2996. }
  2997. memcpy(&measure_report, &priv->measure_report, size);
  2998. priv->measurement_status = 0;
  2999. spin_unlock_irqrestore(&priv->lock, flags);
  3000. while (size && (PAGE_SIZE - len)) {
  3001. hex_dump_to_buffer(data + ofs, size, 16, 1, buf + len,
  3002. PAGE_SIZE - len, 1);
  3003. len = strlen(buf);
  3004. if (PAGE_SIZE - len)
  3005. buf[len++] = '\n';
  3006. ofs += 16;
  3007. size -= min(size, 16U);
  3008. }
  3009. return len;
  3010. }
  3011. static ssize_t store_measurement(struct device *d,
  3012. struct device_attribute *attr,
  3013. const char *buf, size_t count)
  3014. {
  3015. struct iwl_priv *priv = dev_get_drvdata(d);
  3016. struct ieee80211_measurement_params params = {
  3017. .channel = le16_to_cpu(priv->active_rxon.channel),
  3018. .start_time = cpu_to_le64(priv->_3945.last_tsf),
  3019. .duration = cpu_to_le16(1),
  3020. };
  3021. u8 type = IWL_MEASURE_BASIC;
  3022. u8 buffer[32];
  3023. u8 channel;
  3024. if (count) {
  3025. char *p = buffer;
  3026. strncpy(buffer, buf, min(sizeof(buffer), count));
  3027. channel = simple_strtoul(p, NULL, 0);
  3028. if (channel)
  3029. params.channel = channel;
  3030. p = buffer;
  3031. while (*p && *p != ' ')
  3032. p++;
  3033. if (*p)
  3034. type = simple_strtoul(p + 1, NULL, 0);
  3035. }
  3036. IWL_DEBUG_INFO(priv, "Invoking measurement of type %d on "
  3037. "channel %d (for '%s')\n", type, params.channel, buf);
  3038. iwl3945_get_measurement(priv, &params, type);
  3039. return count;
  3040. }
  3041. static DEVICE_ATTR(measurement, S_IRUSR | S_IWUSR,
  3042. show_measurement, store_measurement);
  3043. static ssize_t store_retry_rate(struct device *d,
  3044. struct device_attribute *attr,
  3045. const char *buf, size_t count)
  3046. {
  3047. struct iwl_priv *priv = dev_get_drvdata(d);
  3048. priv->retry_rate = simple_strtoul(buf, NULL, 0);
  3049. if (priv->retry_rate <= 0)
  3050. priv->retry_rate = 1;
  3051. return count;
  3052. }
  3053. static ssize_t show_retry_rate(struct device *d,
  3054. struct device_attribute *attr, char *buf)
  3055. {
  3056. struct iwl_priv *priv = dev_get_drvdata(d);
  3057. return sprintf(buf, "%d", priv->retry_rate);
  3058. }
  3059. static DEVICE_ATTR(retry_rate, S_IWUSR | S_IRUSR, show_retry_rate,
  3060. store_retry_rate);
  3061. static ssize_t show_channels(struct device *d,
  3062. struct device_attribute *attr, char *buf)
  3063. {
  3064. /* all this shit doesn't belong into sysfs anyway */
  3065. return 0;
  3066. }
  3067. static DEVICE_ATTR(channels, S_IRUSR, show_channels, NULL);
  3068. static ssize_t show_antenna(struct device *d,
  3069. struct device_attribute *attr, char *buf)
  3070. {
  3071. struct iwl_priv *priv = dev_get_drvdata(d);
  3072. if (!iwl_is_alive(priv))
  3073. return -EAGAIN;
  3074. return sprintf(buf, "%d\n", iwl3945_mod_params.antenna);
  3075. }
  3076. static ssize_t store_antenna(struct device *d,
  3077. struct device_attribute *attr,
  3078. const char *buf, size_t count)
  3079. {
  3080. struct iwl_priv *priv __maybe_unused = dev_get_drvdata(d);
  3081. int ant;
  3082. if (count == 0)
  3083. return 0;
  3084. if (sscanf(buf, "%1i", &ant) != 1) {
  3085. IWL_DEBUG_INFO(priv, "not in hex or decimal form.\n");
  3086. return count;
  3087. }
  3088. if ((ant >= 0) && (ant <= 2)) {
  3089. IWL_DEBUG_INFO(priv, "Setting antenna select to %d.\n", ant);
  3090. iwl3945_mod_params.antenna = (enum iwl3945_antenna)ant;
  3091. } else
  3092. IWL_DEBUG_INFO(priv, "Bad antenna select value %d.\n", ant);
  3093. return count;
  3094. }
  3095. static DEVICE_ATTR(antenna, S_IWUSR | S_IRUGO, show_antenna, store_antenna);
  3096. static ssize_t show_status(struct device *d,
  3097. struct device_attribute *attr, char *buf)
  3098. {
  3099. struct iwl_priv *priv = dev_get_drvdata(d);
  3100. if (!iwl_is_alive(priv))
  3101. return -EAGAIN;
  3102. return sprintf(buf, "0x%08x\n", (int)priv->status);
  3103. }
  3104. static DEVICE_ATTR(status, S_IRUGO, show_status, NULL);
  3105. static ssize_t dump_error_log(struct device *d,
  3106. struct device_attribute *attr,
  3107. const char *buf, size_t count)
  3108. {
  3109. struct iwl_priv *priv = dev_get_drvdata(d);
  3110. char *p = (char *)buf;
  3111. if (p[0] == '1')
  3112. iwl3945_dump_nic_error_log(priv);
  3113. return strnlen(buf, count);
  3114. }
  3115. static DEVICE_ATTR(dump_errors, S_IWUSR, NULL, dump_error_log);
  3116. /*****************************************************************************
  3117. *
  3118. * driver setup and tear down
  3119. *
  3120. *****************************************************************************/
  3121. static void iwl3945_setup_deferred_work(struct iwl_priv *priv)
  3122. {
  3123. priv->workqueue = create_singlethread_workqueue(DRV_NAME);
  3124. init_waitqueue_head(&priv->wait_command_queue);
  3125. INIT_WORK(&priv->restart, iwl3945_bg_restart);
  3126. INIT_WORK(&priv->rx_replenish, iwl3945_bg_rx_replenish);
  3127. INIT_WORK(&priv->beacon_update, iwl3945_bg_beacon_update);
  3128. INIT_DELAYED_WORK(&priv->init_alive_start, iwl3945_bg_init_alive_start);
  3129. INIT_DELAYED_WORK(&priv->alive_start, iwl3945_bg_alive_start);
  3130. INIT_DELAYED_WORK(&priv->_3945.rfkill_poll, iwl3945_rfkill_poll);
  3131. INIT_WORK(&priv->scan_completed, iwl_bg_scan_completed);
  3132. INIT_WORK(&priv->abort_scan, iwl_bg_abort_scan);
  3133. INIT_WORK(&priv->start_internal_scan, iwl_bg_start_internal_scan);
  3134. INIT_DELAYED_WORK(&priv->scan_check, iwl_bg_scan_check);
  3135. iwl3945_hw_setup_deferred_work(priv);
  3136. if (priv->cfg->ops->lib->recover_from_tx_stall) {
  3137. init_timer(&priv->monitor_recover);
  3138. priv->monitor_recover.data = (unsigned long)priv;
  3139. priv->monitor_recover.function =
  3140. priv->cfg->ops->lib->recover_from_tx_stall;
  3141. }
  3142. tasklet_init(&priv->irq_tasklet, (void (*)(unsigned long))
  3143. iwl3945_irq_tasklet, (unsigned long)priv);
  3144. }
  3145. static void iwl3945_cancel_deferred_work(struct iwl_priv *priv)
  3146. {
  3147. iwl3945_hw_cancel_deferred_work(priv);
  3148. cancel_delayed_work_sync(&priv->init_alive_start);
  3149. cancel_delayed_work(&priv->scan_check);
  3150. cancel_delayed_work(&priv->alive_start);
  3151. cancel_work_sync(&priv->start_internal_scan);
  3152. cancel_work_sync(&priv->beacon_update);
  3153. if (priv->cfg->ops->lib->recover_from_tx_stall)
  3154. del_timer_sync(&priv->monitor_recover);
  3155. }
  3156. static struct attribute *iwl3945_sysfs_entries[] = {
  3157. &dev_attr_antenna.attr,
  3158. &dev_attr_channels.attr,
  3159. &dev_attr_dump_errors.attr,
  3160. &dev_attr_flags.attr,
  3161. &dev_attr_filter_flags.attr,
  3162. &dev_attr_measurement.attr,
  3163. &dev_attr_retry_rate.attr,
  3164. &dev_attr_status.attr,
  3165. &dev_attr_temperature.attr,
  3166. &dev_attr_tx_power.attr,
  3167. #ifdef CONFIG_IWLWIFI_DEBUG
  3168. &dev_attr_debug_level.attr,
  3169. #endif
  3170. NULL
  3171. };
  3172. static struct attribute_group iwl3945_attribute_group = {
  3173. .name = NULL, /* put in device directory */
  3174. .attrs = iwl3945_sysfs_entries,
  3175. };
  3176. static struct ieee80211_ops iwl3945_hw_ops = {
  3177. .tx = iwl3945_mac_tx,
  3178. .start = iwl3945_mac_start,
  3179. .stop = iwl3945_mac_stop,
  3180. .add_interface = iwl_mac_add_interface,
  3181. .remove_interface = iwl_mac_remove_interface,
  3182. .config = iwl_mac_config,
  3183. .configure_filter = iwl_configure_filter,
  3184. .set_key = iwl3945_mac_set_key,
  3185. .conf_tx = iwl_mac_conf_tx,
  3186. .reset_tsf = iwl_mac_reset_tsf,
  3187. .bss_info_changed = iwl_bss_info_changed,
  3188. .hw_scan = iwl_mac_hw_scan,
  3189. .sta_add = iwl3945_mac_sta_add,
  3190. .sta_remove = iwl_mac_sta_remove,
  3191. };
  3192. static int iwl3945_init_drv(struct iwl_priv *priv)
  3193. {
  3194. int ret;
  3195. struct iwl3945_eeprom *eeprom = (struct iwl3945_eeprom *)priv->eeprom;
  3196. priv->retry_rate = 1;
  3197. priv->ibss_beacon = NULL;
  3198. spin_lock_init(&priv->sta_lock);
  3199. spin_lock_init(&priv->hcmd_lock);
  3200. INIT_LIST_HEAD(&priv->free_frames);
  3201. mutex_init(&priv->mutex);
  3202. mutex_init(&priv->sync_cmd_mutex);
  3203. priv->ieee_channels = NULL;
  3204. priv->ieee_rates = NULL;
  3205. priv->band = IEEE80211_BAND_2GHZ;
  3206. priv->iw_mode = NL80211_IFTYPE_STATION;
  3207. priv->missed_beacon_threshold = IWL_MISSED_BEACON_THRESHOLD_DEF;
  3208. priv->tx_power_user_lmt = IWL_DEFAULT_TX_POWER;
  3209. if (eeprom->version < EEPROM_3945_EEPROM_VERSION) {
  3210. IWL_WARN(priv, "Unsupported EEPROM version: 0x%04X\n",
  3211. eeprom->version);
  3212. ret = -EINVAL;
  3213. goto err;
  3214. }
  3215. ret = iwl_init_channel_map(priv);
  3216. if (ret) {
  3217. IWL_ERR(priv, "initializing regulatory failed: %d\n", ret);
  3218. goto err;
  3219. }
  3220. /* Set up txpower settings in driver for all channels */
  3221. if (iwl3945_txpower_set_from_eeprom(priv)) {
  3222. ret = -EIO;
  3223. goto err_free_channel_map;
  3224. }
  3225. ret = iwlcore_init_geos(priv);
  3226. if (ret) {
  3227. IWL_ERR(priv, "initializing geos failed: %d\n", ret);
  3228. goto err_free_channel_map;
  3229. }
  3230. iwl3945_init_hw_rates(priv, priv->ieee_rates);
  3231. return 0;
  3232. err_free_channel_map:
  3233. iwl_free_channel_map(priv);
  3234. err:
  3235. return ret;
  3236. }
  3237. #define IWL3945_MAX_PROBE_REQUEST 200
  3238. static int iwl3945_setup_mac(struct iwl_priv *priv)
  3239. {
  3240. int ret;
  3241. struct ieee80211_hw *hw = priv->hw;
  3242. hw->rate_control_algorithm = "iwl-3945-rs";
  3243. hw->sta_data_size = sizeof(struct iwl3945_sta_priv);
  3244. hw->vif_data_size = sizeof(struct iwl_vif_priv);
  3245. /* Tell mac80211 our characteristics */
  3246. hw->flags = IEEE80211_HW_SIGNAL_DBM |
  3247. IEEE80211_HW_SPECTRUM_MGMT;
  3248. if (!priv->cfg->broken_powersave)
  3249. hw->flags |= IEEE80211_HW_SUPPORTS_PS |
  3250. IEEE80211_HW_SUPPORTS_DYNAMIC_PS;
  3251. hw->wiphy->interface_modes =
  3252. BIT(NL80211_IFTYPE_STATION) |
  3253. BIT(NL80211_IFTYPE_ADHOC);
  3254. hw->wiphy->flags |= WIPHY_FLAG_CUSTOM_REGULATORY |
  3255. WIPHY_FLAG_DISABLE_BEACON_HINTS;
  3256. hw->wiphy->max_scan_ssids = PROBE_OPTION_MAX_3945;
  3257. /* we create the 802.11 header and a zero-length SSID element */
  3258. hw->wiphy->max_scan_ie_len = IWL3945_MAX_PROBE_REQUEST - 24 - 2;
  3259. /* Default value; 4 EDCA QOS priorities */
  3260. hw->queues = 4;
  3261. if (priv->bands[IEEE80211_BAND_2GHZ].n_channels)
  3262. priv->hw->wiphy->bands[IEEE80211_BAND_2GHZ] =
  3263. &priv->bands[IEEE80211_BAND_2GHZ];
  3264. if (priv->bands[IEEE80211_BAND_5GHZ].n_channels)
  3265. priv->hw->wiphy->bands[IEEE80211_BAND_5GHZ] =
  3266. &priv->bands[IEEE80211_BAND_5GHZ];
  3267. ret = ieee80211_register_hw(priv->hw);
  3268. if (ret) {
  3269. IWL_ERR(priv, "Failed to register hw (error %d)\n", ret);
  3270. return ret;
  3271. }
  3272. priv->mac80211_registered = 1;
  3273. return 0;
  3274. }
  3275. static int iwl3945_pci_probe(struct pci_dev *pdev, const struct pci_device_id *ent)
  3276. {
  3277. int err = 0;
  3278. struct iwl_priv *priv;
  3279. struct ieee80211_hw *hw;
  3280. struct iwl_cfg *cfg = (struct iwl_cfg *)(ent->driver_data);
  3281. struct iwl3945_eeprom *eeprom;
  3282. unsigned long flags;
  3283. /***********************
  3284. * 1. Allocating HW data
  3285. * ********************/
  3286. /* mac80211 allocates memory for this device instance, including
  3287. * space for this driver's private structure */
  3288. hw = iwl_alloc_all(cfg, &iwl3945_hw_ops);
  3289. if (hw == NULL) {
  3290. printk(KERN_ERR DRV_NAME "Can not allocate network device\n");
  3291. err = -ENOMEM;
  3292. goto out;
  3293. }
  3294. priv = hw->priv;
  3295. SET_IEEE80211_DEV(hw, &pdev->dev);
  3296. /*
  3297. * Disabling hardware scan means that mac80211 will perform scans
  3298. * "the hard way", rather than using device's scan.
  3299. */
  3300. if (iwl3945_mod_params.disable_hw_scan) {
  3301. IWL_DEBUG_INFO(priv, "Disabling hw_scan\n");
  3302. iwl3945_hw_ops.hw_scan = NULL;
  3303. }
  3304. IWL_DEBUG_INFO(priv, "*** LOAD DRIVER ***\n");
  3305. priv->cfg = cfg;
  3306. priv->pci_dev = pdev;
  3307. priv->inta_mask = CSR_INI_SET_MASK;
  3308. #ifdef CONFIG_IWLWIFI_DEBUG
  3309. atomic_set(&priv->restrict_refcnt, 0);
  3310. #endif
  3311. if (iwl_alloc_traffic_mem(priv))
  3312. IWL_ERR(priv, "Not enough memory to generate traffic log\n");
  3313. /***************************
  3314. * 2. Initializing PCI bus
  3315. * *************************/
  3316. if (pci_enable_device(pdev)) {
  3317. err = -ENODEV;
  3318. goto out_ieee80211_free_hw;
  3319. }
  3320. pci_set_master(pdev);
  3321. err = pci_set_dma_mask(pdev, DMA_BIT_MASK(32));
  3322. if (!err)
  3323. err = pci_set_consistent_dma_mask(pdev, DMA_BIT_MASK(32));
  3324. if (err) {
  3325. IWL_WARN(priv, "No suitable DMA available.\n");
  3326. goto out_pci_disable_device;
  3327. }
  3328. pci_set_drvdata(pdev, priv);
  3329. err = pci_request_regions(pdev, DRV_NAME);
  3330. if (err)
  3331. goto out_pci_disable_device;
  3332. /***********************
  3333. * 3. Read REV Register
  3334. * ********************/
  3335. priv->hw_base = pci_iomap(pdev, 0, 0);
  3336. if (!priv->hw_base) {
  3337. err = -ENODEV;
  3338. goto out_pci_release_regions;
  3339. }
  3340. IWL_DEBUG_INFO(priv, "pci_resource_len = 0x%08llx\n",
  3341. (unsigned long long) pci_resource_len(pdev, 0));
  3342. IWL_DEBUG_INFO(priv, "pci_resource_base = %p\n", priv->hw_base);
  3343. /* We disable the RETRY_TIMEOUT register (0x41) to keep
  3344. * PCI Tx retries from interfering with C3 CPU state */
  3345. pci_write_config_byte(pdev, 0x41, 0x00);
  3346. /* these spin locks will be used in apm_ops.init and EEPROM access
  3347. * we should init now
  3348. */
  3349. spin_lock_init(&priv->reg_lock);
  3350. spin_lock_init(&priv->lock);
  3351. /*
  3352. * stop and reset the on-board processor just in case it is in a
  3353. * strange state ... like being left stranded by a primary kernel
  3354. * and this is now the kdump kernel trying to start up
  3355. */
  3356. iwl_write32(priv, CSR_RESET, CSR_RESET_REG_FLAG_NEVO_RESET);
  3357. /***********************
  3358. * 4. Read EEPROM
  3359. * ********************/
  3360. /* Read the EEPROM */
  3361. err = iwl_eeprom_init(priv);
  3362. if (err) {
  3363. IWL_ERR(priv, "Unable to init EEPROM\n");
  3364. goto out_iounmap;
  3365. }
  3366. /* MAC Address location in EEPROM same for 3945/4965 */
  3367. eeprom = (struct iwl3945_eeprom *)priv->eeprom;
  3368. memcpy(priv->mac_addr, eeprom->mac_address, ETH_ALEN);
  3369. IWL_DEBUG_INFO(priv, "MAC address: %pM\n", priv->mac_addr);
  3370. SET_IEEE80211_PERM_ADDR(priv->hw, priv->mac_addr);
  3371. /***********************
  3372. * 5. Setup HW Constants
  3373. * ********************/
  3374. /* Device-specific setup */
  3375. if (iwl3945_hw_set_hw_params(priv)) {
  3376. IWL_ERR(priv, "failed to set hw settings\n");
  3377. goto out_eeprom_free;
  3378. }
  3379. /***********************
  3380. * 6. Setup priv
  3381. * ********************/
  3382. err = iwl3945_init_drv(priv);
  3383. if (err) {
  3384. IWL_ERR(priv, "initializing driver failed\n");
  3385. goto out_unset_hw_params;
  3386. }
  3387. IWL_INFO(priv, "Detected Intel Wireless WiFi Link %s\n",
  3388. priv->cfg->name);
  3389. /***********************
  3390. * 7. Setup Services
  3391. * ********************/
  3392. spin_lock_irqsave(&priv->lock, flags);
  3393. iwl_disable_interrupts(priv);
  3394. spin_unlock_irqrestore(&priv->lock, flags);
  3395. pci_enable_msi(priv->pci_dev);
  3396. err = request_irq(priv->pci_dev->irq, priv->cfg->ops->lib->isr,
  3397. IRQF_SHARED, DRV_NAME, priv);
  3398. if (err) {
  3399. IWL_ERR(priv, "Error allocating IRQ %d\n", priv->pci_dev->irq);
  3400. goto out_disable_msi;
  3401. }
  3402. err = sysfs_create_group(&pdev->dev.kobj, &iwl3945_attribute_group);
  3403. if (err) {
  3404. IWL_ERR(priv, "failed to create sysfs device attributes\n");
  3405. goto out_release_irq;
  3406. }
  3407. iwl_set_rxon_channel(priv,
  3408. &priv->bands[IEEE80211_BAND_2GHZ].channels[5]);
  3409. iwl3945_setup_deferred_work(priv);
  3410. iwl3945_setup_rx_handlers(priv);
  3411. iwl_power_initialize(priv);
  3412. /*********************************
  3413. * 8. Setup and Register mac80211
  3414. * *******************************/
  3415. iwl_enable_interrupts(priv);
  3416. err = iwl3945_setup_mac(priv);
  3417. if (err)
  3418. goto out_remove_sysfs;
  3419. err = iwl_dbgfs_register(priv, DRV_NAME);
  3420. if (err)
  3421. IWL_ERR(priv, "failed to create debugfs files. Ignoring error: %d\n", err);
  3422. /* Start monitoring the killswitch */
  3423. queue_delayed_work(priv->workqueue, &priv->_3945.rfkill_poll,
  3424. 2 * HZ);
  3425. return 0;
  3426. out_remove_sysfs:
  3427. destroy_workqueue(priv->workqueue);
  3428. priv->workqueue = NULL;
  3429. sysfs_remove_group(&pdev->dev.kobj, &iwl3945_attribute_group);
  3430. out_release_irq:
  3431. free_irq(priv->pci_dev->irq, priv);
  3432. out_disable_msi:
  3433. pci_disable_msi(priv->pci_dev);
  3434. iwlcore_free_geos(priv);
  3435. iwl_free_channel_map(priv);
  3436. out_unset_hw_params:
  3437. iwl3945_unset_hw_params(priv);
  3438. out_eeprom_free:
  3439. iwl_eeprom_free(priv);
  3440. out_iounmap:
  3441. pci_iounmap(pdev, priv->hw_base);
  3442. out_pci_release_regions:
  3443. pci_release_regions(pdev);
  3444. out_pci_disable_device:
  3445. pci_set_drvdata(pdev, NULL);
  3446. pci_disable_device(pdev);
  3447. out_ieee80211_free_hw:
  3448. iwl_free_traffic_mem(priv);
  3449. ieee80211_free_hw(priv->hw);
  3450. out:
  3451. return err;
  3452. }
  3453. static void __devexit iwl3945_pci_remove(struct pci_dev *pdev)
  3454. {
  3455. struct iwl_priv *priv = pci_get_drvdata(pdev);
  3456. unsigned long flags;
  3457. if (!priv)
  3458. return;
  3459. IWL_DEBUG_INFO(priv, "*** UNLOAD DRIVER ***\n");
  3460. iwl_dbgfs_unregister(priv);
  3461. set_bit(STATUS_EXIT_PENDING, &priv->status);
  3462. if (priv->mac80211_registered) {
  3463. ieee80211_unregister_hw(priv->hw);
  3464. priv->mac80211_registered = 0;
  3465. } else {
  3466. iwl3945_down(priv);
  3467. }
  3468. /*
  3469. * Make sure device is reset to low power before unloading driver.
  3470. * This may be redundant with iwl_down(), but there are paths to
  3471. * run iwl_down() without calling apm_ops.stop(), and there are
  3472. * paths to avoid running iwl_down() at all before leaving driver.
  3473. * This (inexpensive) call *makes sure* device is reset.
  3474. */
  3475. priv->cfg->ops->lib->apm_ops.stop(priv);
  3476. /* make sure we flush any pending irq or
  3477. * tasklet for the driver
  3478. */
  3479. spin_lock_irqsave(&priv->lock, flags);
  3480. iwl_disable_interrupts(priv);
  3481. spin_unlock_irqrestore(&priv->lock, flags);
  3482. iwl_synchronize_irq(priv);
  3483. sysfs_remove_group(&pdev->dev.kobj, &iwl3945_attribute_group);
  3484. cancel_delayed_work_sync(&priv->_3945.rfkill_poll);
  3485. iwl3945_dealloc_ucode_pci(priv);
  3486. if (priv->rxq.bd)
  3487. iwl3945_rx_queue_free(priv, &priv->rxq);
  3488. iwl3945_hw_txq_ctx_free(priv);
  3489. iwl3945_unset_hw_params(priv);
  3490. /*netif_stop_queue(dev); */
  3491. flush_workqueue(priv->workqueue);
  3492. /* ieee80211_unregister_hw calls iwl3945_mac_stop, which flushes
  3493. * priv->workqueue... so we can't take down the workqueue
  3494. * until now... */
  3495. destroy_workqueue(priv->workqueue);
  3496. priv->workqueue = NULL;
  3497. iwl_free_traffic_mem(priv);
  3498. free_irq(pdev->irq, priv);
  3499. pci_disable_msi(pdev);
  3500. pci_iounmap(pdev, priv->hw_base);
  3501. pci_release_regions(pdev);
  3502. pci_disable_device(pdev);
  3503. pci_set_drvdata(pdev, NULL);
  3504. iwl_free_channel_map(priv);
  3505. iwlcore_free_geos(priv);
  3506. kfree(priv->scan_cmd);
  3507. if (priv->ibss_beacon)
  3508. dev_kfree_skb(priv->ibss_beacon);
  3509. ieee80211_free_hw(priv->hw);
  3510. }
  3511. /*****************************************************************************
  3512. *
  3513. * driver and module entry point
  3514. *
  3515. *****************************************************************************/
  3516. static struct pci_driver iwl3945_driver = {
  3517. .name = DRV_NAME,
  3518. .id_table = iwl3945_hw_card_ids,
  3519. .probe = iwl3945_pci_probe,
  3520. .remove = __devexit_p(iwl3945_pci_remove),
  3521. #ifdef CONFIG_PM
  3522. .suspend = iwl_pci_suspend,
  3523. .resume = iwl_pci_resume,
  3524. #endif
  3525. };
  3526. static int __init iwl3945_init(void)
  3527. {
  3528. int ret;
  3529. printk(KERN_INFO DRV_NAME ": " DRV_DESCRIPTION ", " DRV_VERSION "\n");
  3530. printk(KERN_INFO DRV_NAME ": " DRV_COPYRIGHT "\n");
  3531. ret = iwl3945_rate_control_register();
  3532. if (ret) {
  3533. printk(KERN_ERR DRV_NAME
  3534. "Unable to register rate control algorithm: %d\n", ret);
  3535. return ret;
  3536. }
  3537. ret = pci_register_driver(&iwl3945_driver);
  3538. if (ret) {
  3539. printk(KERN_ERR DRV_NAME "Unable to initialize PCI module\n");
  3540. goto error_register;
  3541. }
  3542. return ret;
  3543. error_register:
  3544. iwl3945_rate_control_unregister();
  3545. return ret;
  3546. }
  3547. static void __exit iwl3945_exit(void)
  3548. {
  3549. pci_unregister_driver(&iwl3945_driver);
  3550. iwl3945_rate_control_unregister();
  3551. }
  3552. MODULE_FIRMWARE(IWL3945_MODULE_FIRMWARE(IWL3945_UCODE_API_MAX));
  3553. module_param_named(antenna, iwl3945_mod_params.antenna, int, S_IRUGO);
  3554. MODULE_PARM_DESC(antenna, "select antenna (1=Main, 2=Aux, default 0 [both])");
  3555. module_param_named(swcrypto, iwl3945_mod_params.sw_crypto, int, S_IRUGO);
  3556. MODULE_PARM_DESC(swcrypto,
  3557. "using software crypto (default 1 [software])\n");
  3558. #ifdef CONFIG_IWLWIFI_DEBUG
  3559. module_param_named(debug, iwl_debug_level, uint, S_IRUGO | S_IWUSR);
  3560. MODULE_PARM_DESC(debug, "debug output mask");
  3561. #endif
  3562. module_param_named(disable_hw_scan, iwl3945_mod_params.disable_hw_scan,
  3563. int, S_IRUGO);
  3564. MODULE_PARM_DESC(disable_hw_scan, "disable hardware scanning (default 0)");
  3565. module_param_named(fw_restart3945, iwl3945_mod_params.restart_fw, int, S_IRUGO);
  3566. MODULE_PARM_DESC(fw_restart3945, "restart firmware in case of error");
  3567. module_exit(iwl3945_exit);
  3568. module_init(iwl3945_init);