qeth_core_main.c 149 KB

1234567891011121314151617181920212223242526272829303132333435363738394041424344454647484950515253545556575859606162636465666768697071727374757677787980818283848586878889909192939495969798991001011021031041051061071081091101111121131141151161171181191201211221231241251261271281291301311321331341351361371381391401411421431441451461471481491501511521531541551561571581591601611621631641651661671681691701711721731741751761771781791801811821831841851861871881891901911921931941951961971981992002012022032042052062072082092102112122132142152162172182192202212222232242252262272282292302312322332342352362372382392402412422432442452462472482492502512522532542552562572582592602612622632642652662672682692702712722732742752762772782792802812822832842852862872882892902912922932942952962972982993003013023033043053063073083093103113123133143153163173183193203213223233243253263273283293303313323333343353363373383393403413423433443453463473483493503513523533543553563573583593603613623633643653663673683693703713723733743753763773783793803813823833843853863873883893903913923933943953963973983994004014024034044054064074084094104114124134144154164174184194204214224234244254264274284294304314324334344354364374384394404414424434444454464474484494504514524534544554564574584594604614624634644654664674684694704714724734744754764774784794804814824834844854864874884894904914924934944954964974984995005015025035045055065075085095105115125135145155165175185195205215225235245255265275285295305315325335345355365375385395405415425435445455465475485495505515525535545555565575585595605615625635645655665675685695705715725735745755765775785795805815825835845855865875885895905915925935945955965975985996006016026036046056066076086096106116126136146156166176186196206216226236246256266276286296306316326336346356366376386396406416426436446456466476486496506516526536546556566576586596606616626636646656666676686696706716726736746756766776786796806816826836846856866876886896906916926936946956966976986997007017027037047057067077087097107117127137147157167177187197207217227237247257267277287297307317327337347357367377387397407417427437447457467477487497507517527537547557567577587597607617627637647657667677687697707717727737747757767777787797807817827837847857867877887897907917927937947957967977987998008018028038048058068078088098108118128138148158168178188198208218228238248258268278288298308318328338348358368378388398408418428438448458468478488498508518528538548558568578588598608618628638648658668678688698708718728738748758768778788798808818828838848858868878888898908918928938948958968978988999009019029039049059069079089099109119129139149159169179189199209219229239249259269279289299309319329339349359369379389399409419429439449459469479489499509519529539549559569579589599609619629639649659669679689699709719729739749759769779789799809819829839849859869879889899909919929939949959969979989991000100110021003100410051006100710081009101010111012101310141015101610171018101910201021102210231024102510261027102810291030103110321033103410351036103710381039104010411042104310441045104610471048104910501051105210531054105510561057105810591060106110621063106410651066106710681069107010711072107310741075107610771078107910801081108210831084108510861087108810891090109110921093109410951096109710981099110011011102110311041105110611071108110911101111111211131114111511161117111811191120112111221123112411251126112711281129113011311132113311341135113611371138113911401141114211431144114511461147114811491150115111521153115411551156115711581159116011611162116311641165116611671168116911701171117211731174117511761177117811791180118111821183118411851186118711881189119011911192119311941195119611971198119912001201120212031204120512061207120812091210121112121213121412151216121712181219122012211222122312241225122612271228122912301231123212331234123512361237123812391240124112421243124412451246124712481249125012511252125312541255125612571258125912601261126212631264126512661267126812691270127112721273127412751276127712781279128012811282128312841285128612871288128912901291129212931294129512961297129812991300130113021303130413051306130713081309131013111312131313141315131613171318131913201321132213231324132513261327132813291330133113321333133413351336133713381339134013411342134313441345134613471348134913501351135213531354135513561357135813591360136113621363136413651366136713681369137013711372137313741375137613771378137913801381138213831384138513861387138813891390139113921393139413951396139713981399140014011402140314041405140614071408140914101411141214131414141514161417141814191420142114221423142414251426142714281429143014311432143314341435143614371438143914401441144214431444144514461447144814491450145114521453145414551456145714581459146014611462146314641465146614671468146914701471147214731474147514761477147814791480148114821483148414851486148714881489149014911492149314941495149614971498149915001501150215031504150515061507150815091510151115121513151415151516151715181519152015211522152315241525152615271528152915301531153215331534153515361537153815391540154115421543154415451546154715481549155015511552155315541555155615571558155915601561156215631564156515661567156815691570157115721573157415751576157715781579158015811582158315841585158615871588158915901591159215931594159515961597159815991600160116021603160416051606160716081609161016111612161316141615161616171618161916201621162216231624162516261627162816291630163116321633163416351636163716381639164016411642164316441645164616471648164916501651165216531654165516561657165816591660166116621663166416651666166716681669167016711672167316741675167616771678167916801681168216831684168516861687168816891690169116921693169416951696169716981699170017011702170317041705170617071708170917101711171217131714171517161717171817191720172117221723172417251726172717281729173017311732173317341735173617371738173917401741174217431744174517461747174817491750175117521753175417551756175717581759176017611762176317641765176617671768176917701771177217731774177517761777177817791780178117821783178417851786178717881789179017911792179317941795179617971798179918001801180218031804180518061807180818091810181118121813181418151816181718181819182018211822182318241825182618271828182918301831183218331834183518361837183818391840184118421843184418451846184718481849185018511852185318541855185618571858185918601861186218631864186518661867186818691870187118721873187418751876187718781879188018811882188318841885188618871888188918901891189218931894189518961897189818991900190119021903190419051906190719081909191019111912191319141915191619171918191919201921192219231924192519261927192819291930193119321933193419351936193719381939194019411942194319441945194619471948194919501951195219531954195519561957195819591960196119621963196419651966196719681969197019711972197319741975197619771978197919801981198219831984198519861987198819891990199119921993199419951996199719981999200020012002200320042005200620072008200920102011201220132014201520162017201820192020202120222023202420252026202720282029203020312032203320342035203620372038203920402041204220432044204520462047204820492050205120522053205420552056205720582059206020612062206320642065206620672068206920702071207220732074207520762077207820792080208120822083208420852086208720882089209020912092209320942095209620972098209921002101210221032104210521062107210821092110211121122113211421152116211721182119212021212122212321242125212621272128212921302131213221332134213521362137213821392140214121422143214421452146214721482149215021512152215321542155215621572158215921602161216221632164216521662167216821692170217121722173217421752176217721782179218021812182218321842185218621872188218921902191219221932194219521962197219821992200220122022203220422052206220722082209221022112212221322142215221622172218221922202221222222232224222522262227222822292230223122322233223422352236223722382239224022412242224322442245224622472248224922502251225222532254225522562257225822592260226122622263226422652266226722682269227022712272227322742275227622772278227922802281228222832284228522862287228822892290229122922293229422952296229722982299230023012302230323042305230623072308230923102311231223132314231523162317231823192320232123222323232423252326232723282329233023312332233323342335233623372338233923402341234223432344234523462347234823492350235123522353235423552356235723582359236023612362236323642365236623672368236923702371237223732374237523762377237823792380238123822383238423852386238723882389239023912392239323942395239623972398239924002401240224032404240524062407240824092410241124122413241424152416241724182419242024212422242324242425242624272428242924302431243224332434243524362437243824392440244124422443244424452446244724482449245024512452245324542455245624572458245924602461246224632464246524662467246824692470247124722473247424752476247724782479248024812482248324842485248624872488248924902491249224932494249524962497249824992500250125022503250425052506250725082509251025112512251325142515251625172518251925202521252225232524252525262527252825292530253125322533253425352536253725382539254025412542254325442545254625472548254925502551255225532554255525562557255825592560256125622563256425652566256725682569257025712572257325742575257625772578257925802581258225832584258525862587258825892590259125922593259425952596259725982599260026012602260326042605260626072608260926102611261226132614261526162617261826192620262126222623262426252626262726282629263026312632263326342635263626372638263926402641264226432644264526462647264826492650265126522653265426552656265726582659266026612662266326642665266626672668266926702671267226732674267526762677267826792680268126822683268426852686268726882689269026912692269326942695269626972698269927002701270227032704270527062707270827092710271127122713271427152716271727182719272027212722272327242725272627272728272927302731273227332734273527362737273827392740274127422743274427452746274727482749275027512752275327542755275627572758275927602761276227632764276527662767276827692770277127722773277427752776277727782779278027812782278327842785278627872788278927902791279227932794279527962797279827992800280128022803280428052806280728082809281028112812281328142815281628172818281928202821282228232824282528262827282828292830283128322833283428352836283728382839284028412842284328442845284628472848284928502851285228532854285528562857285828592860286128622863286428652866286728682869287028712872287328742875287628772878287928802881288228832884288528862887288828892890289128922893289428952896289728982899290029012902290329042905290629072908290929102911291229132914291529162917291829192920292129222923292429252926292729282929293029312932293329342935293629372938293929402941294229432944294529462947294829492950295129522953295429552956295729582959296029612962296329642965296629672968296929702971297229732974297529762977297829792980298129822983298429852986298729882989299029912992299329942995299629972998299930003001300230033004300530063007300830093010301130123013301430153016301730183019302030213022302330243025302630273028302930303031303230333034303530363037303830393040304130423043304430453046304730483049305030513052305330543055305630573058305930603061306230633064306530663067306830693070307130723073307430753076307730783079308030813082308330843085308630873088308930903091309230933094309530963097309830993100310131023103310431053106310731083109311031113112311331143115311631173118311931203121312231233124312531263127312831293130313131323133313431353136313731383139314031413142314331443145314631473148314931503151315231533154315531563157315831593160316131623163316431653166316731683169317031713172317331743175317631773178317931803181318231833184318531863187318831893190319131923193319431953196319731983199320032013202320332043205320632073208320932103211321232133214321532163217321832193220322132223223322432253226322732283229323032313232323332343235323632373238323932403241324232433244324532463247324832493250325132523253325432553256325732583259326032613262326332643265326632673268326932703271327232733274327532763277327832793280328132823283328432853286328732883289329032913292329332943295329632973298329933003301330233033304330533063307330833093310331133123313331433153316331733183319332033213322332333243325332633273328332933303331333233333334333533363337333833393340334133423343334433453346334733483349335033513352335333543355335633573358335933603361336233633364336533663367336833693370337133723373337433753376337733783379338033813382338333843385338633873388338933903391339233933394339533963397339833993400340134023403340434053406340734083409341034113412341334143415341634173418341934203421342234233424342534263427342834293430343134323433343434353436343734383439344034413442344334443445344634473448344934503451345234533454345534563457345834593460346134623463346434653466346734683469347034713472347334743475347634773478347934803481348234833484348534863487348834893490349134923493349434953496349734983499350035013502350335043505350635073508350935103511351235133514351535163517351835193520352135223523352435253526352735283529353035313532353335343535353635373538353935403541354235433544354535463547354835493550355135523553355435553556355735583559356035613562356335643565356635673568356935703571357235733574357535763577357835793580358135823583358435853586358735883589359035913592359335943595359635973598359936003601360236033604360536063607360836093610361136123613361436153616361736183619362036213622362336243625362636273628362936303631363236333634363536363637363836393640364136423643364436453646364736483649365036513652365336543655365636573658365936603661366236633664366536663667366836693670367136723673367436753676367736783679368036813682368336843685368636873688368936903691369236933694369536963697369836993700370137023703370437053706370737083709371037113712371337143715371637173718371937203721372237233724372537263727372837293730373137323733373437353736373737383739374037413742374337443745374637473748374937503751375237533754375537563757375837593760376137623763376437653766376737683769377037713772377337743775377637773778377937803781378237833784378537863787378837893790379137923793379437953796379737983799380038013802380338043805380638073808380938103811381238133814381538163817381838193820382138223823382438253826382738283829383038313832383338343835383638373838383938403841384238433844384538463847384838493850385138523853385438553856385738583859386038613862386338643865386638673868386938703871387238733874387538763877387838793880388138823883388438853886388738883889389038913892389338943895389638973898389939003901390239033904390539063907390839093910391139123913391439153916391739183919392039213922392339243925392639273928392939303931393239333934393539363937393839393940394139423943394439453946394739483949395039513952395339543955395639573958395939603961396239633964396539663967396839693970397139723973397439753976397739783979398039813982398339843985398639873988398939903991399239933994399539963997399839994000400140024003400440054006400740084009401040114012401340144015401640174018401940204021402240234024402540264027402840294030403140324033403440354036403740384039404040414042404340444045404640474048404940504051405240534054405540564057405840594060406140624063406440654066406740684069407040714072407340744075407640774078407940804081408240834084408540864087408840894090409140924093409440954096409740984099410041014102410341044105410641074108410941104111411241134114411541164117411841194120412141224123412441254126412741284129413041314132413341344135413641374138413941404141414241434144414541464147414841494150415141524153415441554156415741584159416041614162416341644165416641674168416941704171417241734174417541764177417841794180418141824183418441854186418741884189419041914192419341944195419641974198419942004201420242034204420542064207420842094210421142124213421442154216421742184219422042214222422342244225422642274228422942304231423242334234423542364237423842394240424142424243424442454246424742484249425042514252425342544255425642574258425942604261426242634264426542664267426842694270427142724273427442754276427742784279428042814282428342844285428642874288428942904291429242934294429542964297429842994300430143024303430443054306430743084309431043114312431343144315431643174318431943204321432243234324432543264327432843294330433143324333433443354336433743384339434043414342434343444345434643474348434943504351435243534354435543564357435843594360436143624363436443654366436743684369437043714372437343744375437643774378437943804381438243834384438543864387438843894390439143924393439443954396439743984399440044014402440344044405440644074408440944104411441244134414441544164417441844194420442144224423442444254426442744284429443044314432443344344435443644374438443944404441444244434444444544464447444844494450445144524453445444554456445744584459446044614462446344644465446644674468446944704471447244734474447544764477447844794480448144824483448444854486448744884489449044914492449344944495449644974498449945004501450245034504450545064507450845094510451145124513451445154516451745184519452045214522452345244525452645274528452945304531453245334534453545364537453845394540454145424543454445454546454745484549455045514552455345544555455645574558455945604561456245634564456545664567456845694570457145724573457445754576457745784579458045814582458345844585458645874588458945904591459245934594459545964597459845994600460146024603460446054606460746084609461046114612461346144615461646174618461946204621462246234624462546264627462846294630463146324633463446354636463746384639464046414642464346444645464646474648464946504651465246534654465546564657465846594660466146624663466446654666466746684669467046714672467346744675467646774678467946804681468246834684468546864687468846894690469146924693469446954696469746984699470047014702470347044705470647074708470947104711471247134714471547164717471847194720472147224723472447254726472747284729473047314732473347344735473647374738473947404741474247434744474547464747474847494750475147524753475447554756475747584759476047614762476347644765476647674768476947704771477247734774477547764777477847794780478147824783478447854786478747884789479047914792479347944795479647974798479948004801480248034804480548064807480848094810481148124813481448154816481748184819482048214822482348244825482648274828482948304831483248334834483548364837483848394840484148424843484448454846484748484849485048514852485348544855485648574858485948604861486248634864486548664867486848694870487148724873487448754876487748784879488048814882488348844885488648874888488948904891489248934894489548964897489848994900490149024903490449054906490749084909491049114912491349144915491649174918491949204921492249234924492549264927492849294930493149324933493449354936493749384939494049414942494349444945494649474948494949504951495249534954495549564957495849594960496149624963496449654966496749684969497049714972497349744975497649774978497949804981498249834984498549864987498849894990499149924993499449954996499749984999500050015002500350045005500650075008500950105011501250135014501550165017501850195020502150225023502450255026502750285029503050315032503350345035503650375038503950405041504250435044504550465047504850495050505150525053505450555056505750585059506050615062506350645065506650675068506950705071507250735074507550765077507850795080508150825083508450855086508750885089509050915092509350945095509650975098509951005101510251035104510551065107510851095110511151125113511451155116511751185119512051215122512351245125512651275128512951305131513251335134513551365137513851395140514151425143514451455146514751485149515051515152515351545155515651575158515951605161516251635164516551665167516851695170517151725173517451755176517751785179518051815182518351845185518651875188518951905191519251935194519551965197519851995200520152025203520452055206520752085209521052115212521352145215521652175218521952205221522252235224522552265227522852295230523152325233523452355236523752385239524052415242524352445245524652475248524952505251525252535254525552565257525852595260526152625263526452655266526752685269527052715272527352745275527652775278527952805281528252835284528552865287528852895290529152925293529452955296529752985299530053015302530353045305530653075308530953105311531253135314531553165317531853195320532153225323532453255326532753285329533053315332533353345335533653375338533953405341534253435344534553465347534853495350535153525353535453555356535753585359536053615362536353645365536653675368536953705371537253735374537553765377537853795380538153825383538453855386538753885389539053915392539353945395539653975398539954005401540254035404540554065407540854095410541154125413541454155416541754185419542054215422542354245425542654275428542954305431543254335434543554365437543854395440544154425443544454455446544754485449545054515452545354545455545654575458545954605461546254635464546554665467546854695470547154725473547454755476547754785479548054815482
  1. /*
  2. * drivers/s390/net/qeth_core_main.c
  3. *
  4. * Copyright IBM Corp. 2007, 2009
  5. * Author(s): Utz Bacher <utz.bacher@de.ibm.com>,
  6. * Frank Pavlic <fpavlic@de.ibm.com>,
  7. * Thomas Spatzier <tspat@de.ibm.com>,
  8. * Frank Blaschka <frank.blaschka@de.ibm.com>
  9. */
  10. #define KMSG_COMPONENT "qeth"
  11. #define pr_fmt(fmt) KMSG_COMPONENT ": " fmt
  12. #include <linux/module.h>
  13. #include <linux/moduleparam.h>
  14. #include <linux/string.h>
  15. #include <linux/errno.h>
  16. #include <linux/kernel.h>
  17. #include <linux/ip.h>
  18. #include <linux/tcp.h>
  19. #include <linux/mii.h>
  20. #include <linux/kthread.h>
  21. #include <linux/slab.h>
  22. #include <net/iucv/af_iucv.h>
  23. #include <asm/ebcdic.h>
  24. #include <asm/io.h>
  25. #include <asm/sysinfo.h>
  26. #include "qeth_core.h"
  27. struct qeth_dbf_info qeth_dbf[QETH_DBF_INFOS] = {
  28. /* define dbf - Name, Pages, Areas, Maxlen, Level, View, Handle */
  29. /* N P A M L V H */
  30. [QETH_DBF_SETUP] = {"qeth_setup",
  31. 8, 1, 8, 5, &debug_hex_ascii_view, NULL},
  32. [QETH_DBF_MSG] = {"qeth_msg",
  33. 8, 1, 128, 3, &debug_sprintf_view, NULL},
  34. [QETH_DBF_CTRL] = {"qeth_control",
  35. 8, 1, QETH_DBF_CTRL_LEN, 5, &debug_hex_ascii_view, NULL},
  36. };
  37. EXPORT_SYMBOL_GPL(qeth_dbf);
  38. struct qeth_card_list_struct qeth_core_card_list;
  39. EXPORT_SYMBOL_GPL(qeth_core_card_list);
  40. struct kmem_cache *qeth_core_header_cache;
  41. EXPORT_SYMBOL_GPL(qeth_core_header_cache);
  42. static struct kmem_cache *qeth_qdio_outbuf_cache;
  43. static struct device *qeth_core_root_dev;
  44. static unsigned int known_devices[][6] = QETH_MODELLIST_ARRAY;
  45. static struct lock_class_key qdio_out_skb_queue_key;
  46. static void qeth_send_control_data_cb(struct qeth_channel *,
  47. struct qeth_cmd_buffer *);
  48. static int qeth_issue_next_read(struct qeth_card *);
  49. static struct qeth_cmd_buffer *qeth_get_buffer(struct qeth_channel *);
  50. static void qeth_setup_ccw(struct qeth_channel *, unsigned char *, __u32);
  51. static void qeth_free_buffer_pool(struct qeth_card *);
  52. static int qeth_qdio_establish(struct qeth_card *);
  53. static void qeth_free_qdio_buffers(struct qeth_card *);
  54. static void qeth_notify_skbs(struct qeth_qdio_out_q *queue,
  55. struct qeth_qdio_out_buffer *buf,
  56. enum iucv_tx_notify notification);
  57. static void qeth_release_skbs(struct qeth_qdio_out_buffer *buf);
  58. static void qeth_clear_output_buffer(struct qeth_qdio_out_q *queue,
  59. struct qeth_qdio_out_buffer *buf,
  60. enum qeth_qdio_buffer_states newbufstate);
  61. static inline const char *qeth_get_cardname(struct qeth_card *card)
  62. {
  63. if (card->info.guestlan) {
  64. switch (card->info.type) {
  65. case QETH_CARD_TYPE_OSD:
  66. return " Guest LAN QDIO";
  67. case QETH_CARD_TYPE_IQD:
  68. return " Guest LAN Hiper";
  69. case QETH_CARD_TYPE_OSM:
  70. return " Guest LAN QDIO - OSM";
  71. case QETH_CARD_TYPE_OSX:
  72. return " Guest LAN QDIO - OSX";
  73. default:
  74. return " unknown";
  75. }
  76. } else {
  77. switch (card->info.type) {
  78. case QETH_CARD_TYPE_OSD:
  79. return " OSD Express";
  80. case QETH_CARD_TYPE_IQD:
  81. return " HiperSockets";
  82. case QETH_CARD_TYPE_OSN:
  83. return " OSN QDIO";
  84. case QETH_CARD_TYPE_OSM:
  85. return " OSM QDIO";
  86. case QETH_CARD_TYPE_OSX:
  87. return " OSX QDIO";
  88. default:
  89. return " unknown";
  90. }
  91. }
  92. return " n/a";
  93. }
  94. /* max length to be returned: 14 */
  95. const char *qeth_get_cardname_short(struct qeth_card *card)
  96. {
  97. if (card->info.guestlan) {
  98. switch (card->info.type) {
  99. case QETH_CARD_TYPE_OSD:
  100. return "GuestLAN QDIO";
  101. case QETH_CARD_TYPE_IQD:
  102. return "GuestLAN Hiper";
  103. case QETH_CARD_TYPE_OSM:
  104. return "GuestLAN OSM";
  105. case QETH_CARD_TYPE_OSX:
  106. return "GuestLAN OSX";
  107. default:
  108. return "unknown";
  109. }
  110. } else {
  111. switch (card->info.type) {
  112. case QETH_CARD_TYPE_OSD:
  113. switch (card->info.link_type) {
  114. case QETH_LINK_TYPE_FAST_ETH:
  115. return "OSD_100";
  116. case QETH_LINK_TYPE_HSTR:
  117. return "HSTR";
  118. case QETH_LINK_TYPE_GBIT_ETH:
  119. return "OSD_1000";
  120. case QETH_LINK_TYPE_10GBIT_ETH:
  121. return "OSD_10GIG";
  122. case QETH_LINK_TYPE_LANE_ETH100:
  123. return "OSD_FE_LANE";
  124. case QETH_LINK_TYPE_LANE_TR:
  125. return "OSD_TR_LANE";
  126. case QETH_LINK_TYPE_LANE_ETH1000:
  127. return "OSD_GbE_LANE";
  128. case QETH_LINK_TYPE_LANE:
  129. return "OSD_ATM_LANE";
  130. default:
  131. return "OSD_Express";
  132. }
  133. case QETH_CARD_TYPE_IQD:
  134. return "HiperSockets";
  135. case QETH_CARD_TYPE_OSN:
  136. return "OSN";
  137. case QETH_CARD_TYPE_OSM:
  138. return "OSM_1000";
  139. case QETH_CARD_TYPE_OSX:
  140. return "OSX_10GIG";
  141. default:
  142. return "unknown";
  143. }
  144. }
  145. return "n/a";
  146. }
  147. void qeth_set_allowed_threads(struct qeth_card *card, unsigned long threads,
  148. int clear_start_mask)
  149. {
  150. unsigned long flags;
  151. spin_lock_irqsave(&card->thread_mask_lock, flags);
  152. card->thread_allowed_mask = threads;
  153. if (clear_start_mask)
  154. card->thread_start_mask &= threads;
  155. spin_unlock_irqrestore(&card->thread_mask_lock, flags);
  156. wake_up(&card->wait_q);
  157. }
  158. EXPORT_SYMBOL_GPL(qeth_set_allowed_threads);
  159. int qeth_threads_running(struct qeth_card *card, unsigned long threads)
  160. {
  161. unsigned long flags;
  162. int rc = 0;
  163. spin_lock_irqsave(&card->thread_mask_lock, flags);
  164. rc = (card->thread_running_mask & threads);
  165. spin_unlock_irqrestore(&card->thread_mask_lock, flags);
  166. return rc;
  167. }
  168. EXPORT_SYMBOL_GPL(qeth_threads_running);
  169. int qeth_wait_for_threads(struct qeth_card *card, unsigned long threads)
  170. {
  171. return wait_event_interruptible(card->wait_q,
  172. qeth_threads_running(card, threads) == 0);
  173. }
  174. EXPORT_SYMBOL_GPL(qeth_wait_for_threads);
  175. void qeth_clear_working_pool_list(struct qeth_card *card)
  176. {
  177. struct qeth_buffer_pool_entry *pool_entry, *tmp;
  178. QETH_CARD_TEXT(card, 5, "clwrklst");
  179. list_for_each_entry_safe(pool_entry, tmp,
  180. &card->qdio.in_buf_pool.entry_list, list){
  181. list_del(&pool_entry->list);
  182. }
  183. }
  184. EXPORT_SYMBOL_GPL(qeth_clear_working_pool_list);
  185. static int qeth_alloc_buffer_pool(struct qeth_card *card)
  186. {
  187. struct qeth_buffer_pool_entry *pool_entry;
  188. void *ptr;
  189. int i, j;
  190. QETH_CARD_TEXT(card, 5, "alocpool");
  191. for (i = 0; i < card->qdio.init_pool.buf_count; ++i) {
  192. pool_entry = kzalloc(sizeof(*pool_entry), GFP_KERNEL);
  193. if (!pool_entry) {
  194. qeth_free_buffer_pool(card);
  195. return -ENOMEM;
  196. }
  197. for (j = 0; j < QETH_MAX_BUFFER_ELEMENTS(card); ++j) {
  198. ptr = (void *) __get_free_page(GFP_KERNEL);
  199. if (!ptr) {
  200. while (j > 0)
  201. free_page((unsigned long)
  202. pool_entry->elements[--j]);
  203. kfree(pool_entry);
  204. qeth_free_buffer_pool(card);
  205. return -ENOMEM;
  206. }
  207. pool_entry->elements[j] = ptr;
  208. }
  209. list_add(&pool_entry->init_list,
  210. &card->qdio.init_pool.entry_list);
  211. }
  212. return 0;
  213. }
  214. int qeth_realloc_buffer_pool(struct qeth_card *card, int bufcnt)
  215. {
  216. QETH_CARD_TEXT(card, 2, "realcbp");
  217. if ((card->state != CARD_STATE_DOWN) &&
  218. (card->state != CARD_STATE_RECOVER))
  219. return -EPERM;
  220. /* TODO: steel/add buffers from/to a running card's buffer pool (?) */
  221. qeth_clear_working_pool_list(card);
  222. qeth_free_buffer_pool(card);
  223. card->qdio.in_buf_pool.buf_count = bufcnt;
  224. card->qdio.init_pool.buf_count = bufcnt;
  225. return qeth_alloc_buffer_pool(card);
  226. }
  227. EXPORT_SYMBOL_GPL(qeth_realloc_buffer_pool);
  228. static inline int qeth_cq_init(struct qeth_card *card)
  229. {
  230. int rc;
  231. if (card->options.cq == QETH_CQ_ENABLED) {
  232. QETH_DBF_TEXT(SETUP, 2, "cqinit");
  233. memset(card->qdio.c_q->qdio_bufs, 0,
  234. QDIO_MAX_BUFFERS_PER_Q * sizeof(struct qdio_buffer));
  235. card->qdio.c_q->next_buf_to_init = 127;
  236. rc = do_QDIO(CARD_DDEV(card), QDIO_FLAG_SYNC_INPUT,
  237. card->qdio.no_in_queues - 1, 0,
  238. 127);
  239. if (rc) {
  240. QETH_DBF_TEXT_(SETUP, 2, "1err%d", rc);
  241. goto out;
  242. }
  243. }
  244. rc = 0;
  245. out:
  246. return rc;
  247. }
  248. static inline int qeth_alloc_cq(struct qeth_card *card)
  249. {
  250. int rc;
  251. if (card->options.cq == QETH_CQ_ENABLED) {
  252. int i;
  253. struct qdio_outbuf_state *outbuf_states;
  254. QETH_DBF_TEXT(SETUP, 2, "cqon");
  255. card->qdio.c_q = kzalloc(sizeof(struct qeth_qdio_q),
  256. GFP_KERNEL);
  257. if (!card->qdio.c_q) {
  258. rc = -1;
  259. goto kmsg_out;
  260. }
  261. QETH_DBF_HEX(SETUP, 2, &card->qdio.c_q, sizeof(void *));
  262. for (i = 0; i < QDIO_MAX_BUFFERS_PER_Q; ++i) {
  263. card->qdio.c_q->bufs[i].buffer =
  264. &card->qdio.c_q->qdio_bufs[i];
  265. }
  266. card->qdio.no_in_queues = 2;
  267. card->qdio.out_bufstates = (struct qdio_outbuf_state *)
  268. kzalloc(card->qdio.no_out_queues *
  269. QDIO_MAX_BUFFERS_PER_Q *
  270. sizeof(struct qdio_outbuf_state), GFP_KERNEL);
  271. outbuf_states = card->qdio.out_bufstates;
  272. if (outbuf_states == NULL) {
  273. rc = -1;
  274. goto free_cq_out;
  275. }
  276. for (i = 0; i < card->qdio.no_out_queues; ++i) {
  277. card->qdio.out_qs[i]->bufstates = outbuf_states;
  278. outbuf_states += QDIO_MAX_BUFFERS_PER_Q;
  279. }
  280. } else {
  281. QETH_DBF_TEXT(SETUP, 2, "nocq");
  282. card->qdio.c_q = NULL;
  283. card->qdio.no_in_queues = 1;
  284. }
  285. QETH_DBF_TEXT_(SETUP, 2, "iqc%d", card->qdio.no_in_queues);
  286. rc = 0;
  287. out:
  288. return rc;
  289. free_cq_out:
  290. kfree(card->qdio.c_q);
  291. card->qdio.c_q = NULL;
  292. kmsg_out:
  293. dev_err(&card->gdev->dev, "Failed to create completion queue\n");
  294. goto out;
  295. }
  296. static inline void qeth_free_cq(struct qeth_card *card)
  297. {
  298. if (card->qdio.c_q) {
  299. --card->qdio.no_in_queues;
  300. kfree(card->qdio.c_q);
  301. card->qdio.c_q = NULL;
  302. }
  303. kfree(card->qdio.out_bufstates);
  304. card->qdio.out_bufstates = NULL;
  305. }
  306. static inline enum iucv_tx_notify qeth_compute_cq_notification(int sbalf15,
  307. int delayed) {
  308. enum iucv_tx_notify n;
  309. switch (sbalf15) {
  310. case 0:
  311. n = delayed ? TX_NOTIFY_DELAYED_OK : TX_NOTIFY_OK;
  312. break;
  313. case 4:
  314. case 16:
  315. case 17:
  316. case 18:
  317. n = delayed ? TX_NOTIFY_DELAYED_UNREACHABLE :
  318. TX_NOTIFY_UNREACHABLE;
  319. break;
  320. default:
  321. n = delayed ? TX_NOTIFY_DELAYED_GENERALERROR :
  322. TX_NOTIFY_GENERALERROR;
  323. break;
  324. }
  325. return n;
  326. }
  327. static inline void qeth_cleanup_handled_pending(struct qeth_qdio_out_q *q,
  328. int bidx, int forced_cleanup)
  329. {
  330. if (q->bufs[bidx]->next_pending != NULL) {
  331. struct qeth_qdio_out_buffer *head = q->bufs[bidx];
  332. struct qeth_qdio_out_buffer *c = q->bufs[bidx]->next_pending;
  333. while (c) {
  334. if (forced_cleanup ||
  335. atomic_read(&c->state) ==
  336. QETH_QDIO_BUF_HANDLED_DELAYED) {
  337. struct qeth_qdio_out_buffer *f = c;
  338. QETH_CARD_TEXT(f->q->card, 5, "fp");
  339. QETH_CARD_TEXT_(f->q->card, 5, "%lx", (long) f);
  340. /* release here to avoid interleaving between
  341. outbound tasklet and inbound tasklet
  342. regarding notifications and lifecycle */
  343. qeth_release_skbs(c);
  344. c = f->next_pending;
  345. BUG_ON(head->next_pending != f);
  346. head->next_pending = c;
  347. kmem_cache_free(qeth_qdio_outbuf_cache, f);
  348. } else {
  349. head = c;
  350. c = c->next_pending;
  351. }
  352. }
  353. }
  354. }
  355. static inline void qeth_qdio_handle_aob(struct qeth_card *card,
  356. unsigned long phys_aob_addr) {
  357. struct qaob *aob;
  358. struct qeth_qdio_out_buffer *buffer;
  359. enum iucv_tx_notify notification;
  360. aob = (struct qaob *) phys_to_virt(phys_aob_addr);
  361. QETH_CARD_TEXT(card, 5, "haob");
  362. QETH_CARD_TEXT_(card, 5, "%lx", phys_aob_addr);
  363. buffer = (struct qeth_qdio_out_buffer *) aob->user1;
  364. QETH_CARD_TEXT_(card, 5, "%lx", aob->user1);
  365. BUG_ON(buffer == NULL);
  366. if (atomic_cmpxchg(&buffer->state, QETH_QDIO_BUF_PRIMED,
  367. QETH_QDIO_BUF_IN_CQ) == QETH_QDIO_BUF_PRIMED) {
  368. notification = TX_NOTIFY_OK;
  369. } else {
  370. BUG_ON(atomic_read(&buffer->state) != QETH_QDIO_BUF_PENDING);
  371. atomic_set(&buffer->state, QETH_QDIO_BUF_IN_CQ);
  372. notification = TX_NOTIFY_DELAYED_OK;
  373. }
  374. if (aob->aorc != 0) {
  375. QETH_CARD_TEXT_(card, 2, "aorc%02X", aob->aorc);
  376. notification = qeth_compute_cq_notification(aob->aorc, 1);
  377. }
  378. qeth_notify_skbs(buffer->q, buffer, notification);
  379. buffer->aob = NULL;
  380. qeth_clear_output_buffer(buffer->q, buffer,
  381. QETH_QDIO_BUF_HANDLED_DELAYED);
  382. /* from here on: do not touch buffer anymore */
  383. qdio_release_aob(aob);
  384. }
  385. static inline int qeth_is_cq(struct qeth_card *card, unsigned int queue)
  386. {
  387. return card->options.cq == QETH_CQ_ENABLED &&
  388. card->qdio.c_q != NULL &&
  389. queue != 0 &&
  390. queue == card->qdio.no_in_queues - 1;
  391. }
  392. static int qeth_issue_next_read(struct qeth_card *card)
  393. {
  394. int rc;
  395. struct qeth_cmd_buffer *iob;
  396. QETH_CARD_TEXT(card, 5, "issnxrd");
  397. if (card->read.state != CH_STATE_UP)
  398. return -EIO;
  399. iob = qeth_get_buffer(&card->read);
  400. if (!iob) {
  401. dev_warn(&card->gdev->dev, "The qeth device driver "
  402. "failed to recover an error on the device\n");
  403. QETH_DBF_MESSAGE(2, "%s issue_next_read failed: no iob "
  404. "available\n", dev_name(&card->gdev->dev));
  405. return -ENOMEM;
  406. }
  407. qeth_setup_ccw(&card->read, iob->data, QETH_BUFSIZE);
  408. QETH_CARD_TEXT(card, 6, "noirqpnd");
  409. rc = ccw_device_start(card->read.ccwdev, &card->read.ccw,
  410. (addr_t) iob, 0, 0);
  411. if (rc) {
  412. QETH_DBF_MESSAGE(2, "%s error in starting next read ccw! "
  413. "rc=%i\n", dev_name(&card->gdev->dev), rc);
  414. atomic_set(&card->read.irq_pending, 0);
  415. card->read_or_write_problem = 1;
  416. qeth_schedule_recovery(card);
  417. wake_up(&card->wait_q);
  418. }
  419. return rc;
  420. }
  421. static struct qeth_reply *qeth_alloc_reply(struct qeth_card *card)
  422. {
  423. struct qeth_reply *reply;
  424. reply = kzalloc(sizeof(struct qeth_reply), GFP_ATOMIC);
  425. if (reply) {
  426. atomic_set(&reply->refcnt, 1);
  427. atomic_set(&reply->received, 0);
  428. reply->card = card;
  429. };
  430. return reply;
  431. }
  432. static void qeth_get_reply(struct qeth_reply *reply)
  433. {
  434. WARN_ON(atomic_read(&reply->refcnt) <= 0);
  435. atomic_inc(&reply->refcnt);
  436. }
  437. static void qeth_put_reply(struct qeth_reply *reply)
  438. {
  439. WARN_ON(atomic_read(&reply->refcnt) <= 0);
  440. if (atomic_dec_and_test(&reply->refcnt))
  441. kfree(reply);
  442. }
  443. static void qeth_issue_ipa_msg(struct qeth_ipa_cmd *cmd, int rc,
  444. struct qeth_card *card)
  445. {
  446. char *ipa_name;
  447. int com = cmd->hdr.command;
  448. ipa_name = qeth_get_ipa_cmd_name(com);
  449. if (rc)
  450. QETH_DBF_MESSAGE(2, "IPA: %s(x%X) for %s/%s returned "
  451. "x%X \"%s\"\n",
  452. ipa_name, com, dev_name(&card->gdev->dev),
  453. QETH_CARD_IFNAME(card), rc,
  454. qeth_get_ipa_msg(rc));
  455. else
  456. QETH_DBF_MESSAGE(5, "IPA: %s(x%X) for %s/%s succeeded\n",
  457. ipa_name, com, dev_name(&card->gdev->dev),
  458. QETH_CARD_IFNAME(card));
  459. }
  460. static struct qeth_ipa_cmd *qeth_check_ipa_data(struct qeth_card *card,
  461. struct qeth_cmd_buffer *iob)
  462. {
  463. struct qeth_ipa_cmd *cmd = NULL;
  464. QETH_CARD_TEXT(card, 5, "chkipad");
  465. if (IS_IPA(iob->data)) {
  466. cmd = (struct qeth_ipa_cmd *) PDU_ENCAPSULATION(iob->data);
  467. if (IS_IPA_REPLY(cmd)) {
  468. if (cmd->hdr.command != IPA_CMD_SETCCID &&
  469. cmd->hdr.command != IPA_CMD_DELCCID &&
  470. cmd->hdr.command != IPA_CMD_MODCCID &&
  471. cmd->hdr.command != IPA_CMD_SET_DIAG_ASS)
  472. qeth_issue_ipa_msg(cmd,
  473. cmd->hdr.return_code, card);
  474. return cmd;
  475. } else {
  476. switch (cmd->hdr.command) {
  477. case IPA_CMD_STOPLAN:
  478. dev_warn(&card->gdev->dev,
  479. "The link for interface %s on CHPID"
  480. " 0x%X failed\n",
  481. QETH_CARD_IFNAME(card),
  482. card->info.chpid);
  483. card->lan_online = 0;
  484. if (card->dev && netif_carrier_ok(card->dev))
  485. netif_carrier_off(card->dev);
  486. return NULL;
  487. case IPA_CMD_STARTLAN:
  488. dev_info(&card->gdev->dev,
  489. "The link for %s on CHPID 0x%X has"
  490. " been restored\n",
  491. QETH_CARD_IFNAME(card),
  492. card->info.chpid);
  493. netif_carrier_on(card->dev);
  494. card->lan_online = 1;
  495. if (card->info.hwtrap)
  496. card->info.hwtrap = 2;
  497. qeth_schedule_recovery(card);
  498. return NULL;
  499. case IPA_CMD_MODCCID:
  500. return cmd;
  501. case IPA_CMD_REGISTER_LOCAL_ADDR:
  502. QETH_CARD_TEXT(card, 3, "irla");
  503. break;
  504. case IPA_CMD_UNREGISTER_LOCAL_ADDR:
  505. QETH_CARD_TEXT(card, 3, "urla");
  506. break;
  507. default:
  508. QETH_DBF_MESSAGE(2, "Received data is IPA "
  509. "but not a reply!\n");
  510. break;
  511. }
  512. }
  513. }
  514. return cmd;
  515. }
  516. void qeth_clear_ipacmd_list(struct qeth_card *card)
  517. {
  518. struct qeth_reply *reply, *r;
  519. unsigned long flags;
  520. QETH_CARD_TEXT(card, 4, "clipalst");
  521. spin_lock_irqsave(&card->lock, flags);
  522. list_for_each_entry_safe(reply, r, &card->cmd_waiter_list, list) {
  523. qeth_get_reply(reply);
  524. reply->rc = -EIO;
  525. atomic_inc(&reply->received);
  526. list_del_init(&reply->list);
  527. wake_up(&reply->wait_q);
  528. qeth_put_reply(reply);
  529. }
  530. spin_unlock_irqrestore(&card->lock, flags);
  531. atomic_set(&card->write.irq_pending, 0);
  532. }
  533. EXPORT_SYMBOL_GPL(qeth_clear_ipacmd_list);
  534. static int qeth_check_idx_response(struct qeth_card *card,
  535. unsigned char *buffer)
  536. {
  537. if (!buffer)
  538. return 0;
  539. QETH_DBF_HEX(CTRL, 2, buffer, QETH_DBF_CTRL_LEN);
  540. if ((buffer[2] & 0xc0) == 0xc0) {
  541. QETH_DBF_MESSAGE(2, "received an IDX TERMINATE "
  542. "with cause code 0x%02x%s\n",
  543. buffer[4],
  544. ((buffer[4] == 0x22) ?
  545. " -- try another portname" : ""));
  546. QETH_CARD_TEXT(card, 2, "ckidxres");
  547. QETH_CARD_TEXT(card, 2, " idxterm");
  548. QETH_CARD_TEXT_(card, 2, " rc%d", -EIO);
  549. if (buffer[4] == 0xf6) {
  550. dev_err(&card->gdev->dev,
  551. "The qeth device is not configured "
  552. "for the OSI layer required by z/VM\n");
  553. return -EPERM;
  554. }
  555. return -EIO;
  556. }
  557. return 0;
  558. }
  559. static void qeth_setup_ccw(struct qeth_channel *channel, unsigned char *iob,
  560. __u32 len)
  561. {
  562. struct qeth_card *card;
  563. card = CARD_FROM_CDEV(channel->ccwdev);
  564. QETH_CARD_TEXT(card, 4, "setupccw");
  565. if (channel == &card->read)
  566. memcpy(&channel->ccw, READ_CCW, sizeof(struct ccw1));
  567. else
  568. memcpy(&channel->ccw, WRITE_CCW, sizeof(struct ccw1));
  569. channel->ccw.count = len;
  570. channel->ccw.cda = (__u32) __pa(iob);
  571. }
  572. static struct qeth_cmd_buffer *__qeth_get_buffer(struct qeth_channel *channel)
  573. {
  574. __u8 index;
  575. QETH_CARD_TEXT(CARD_FROM_CDEV(channel->ccwdev), 6, "getbuff");
  576. index = channel->io_buf_no;
  577. do {
  578. if (channel->iob[index].state == BUF_STATE_FREE) {
  579. channel->iob[index].state = BUF_STATE_LOCKED;
  580. channel->io_buf_no = (channel->io_buf_no + 1) %
  581. QETH_CMD_BUFFER_NO;
  582. memset(channel->iob[index].data, 0, QETH_BUFSIZE);
  583. return channel->iob + index;
  584. }
  585. index = (index + 1) % QETH_CMD_BUFFER_NO;
  586. } while (index != channel->io_buf_no);
  587. return NULL;
  588. }
  589. void qeth_release_buffer(struct qeth_channel *channel,
  590. struct qeth_cmd_buffer *iob)
  591. {
  592. unsigned long flags;
  593. QETH_CARD_TEXT(CARD_FROM_CDEV(channel->ccwdev), 6, "relbuff");
  594. spin_lock_irqsave(&channel->iob_lock, flags);
  595. memset(iob->data, 0, QETH_BUFSIZE);
  596. iob->state = BUF_STATE_FREE;
  597. iob->callback = qeth_send_control_data_cb;
  598. iob->rc = 0;
  599. spin_unlock_irqrestore(&channel->iob_lock, flags);
  600. }
  601. EXPORT_SYMBOL_GPL(qeth_release_buffer);
  602. static struct qeth_cmd_buffer *qeth_get_buffer(struct qeth_channel *channel)
  603. {
  604. struct qeth_cmd_buffer *buffer = NULL;
  605. unsigned long flags;
  606. spin_lock_irqsave(&channel->iob_lock, flags);
  607. buffer = __qeth_get_buffer(channel);
  608. spin_unlock_irqrestore(&channel->iob_lock, flags);
  609. return buffer;
  610. }
  611. struct qeth_cmd_buffer *qeth_wait_for_buffer(struct qeth_channel *channel)
  612. {
  613. struct qeth_cmd_buffer *buffer;
  614. wait_event(channel->wait_q,
  615. ((buffer = qeth_get_buffer(channel)) != NULL));
  616. return buffer;
  617. }
  618. EXPORT_SYMBOL_GPL(qeth_wait_for_buffer);
  619. void qeth_clear_cmd_buffers(struct qeth_channel *channel)
  620. {
  621. int cnt;
  622. for (cnt = 0; cnt < QETH_CMD_BUFFER_NO; cnt++)
  623. qeth_release_buffer(channel, &channel->iob[cnt]);
  624. channel->buf_no = 0;
  625. channel->io_buf_no = 0;
  626. }
  627. EXPORT_SYMBOL_GPL(qeth_clear_cmd_buffers);
  628. static void qeth_send_control_data_cb(struct qeth_channel *channel,
  629. struct qeth_cmd_buffer *iob)
  630. {
  631. struct qeth_card *card;
  632. struct qeth_reply *reply, *r;
  633. struct qeth_ipa_cmd *cmd;
  634. unsigned long flags;
  635. int keep_reply;
  636. int rc = 0;
  637. card = CARD_FROM_CDEV(channel->ccwdev);
  638. QETH_CARD_TEXT(card, 4, "sndctlcb");
  639. rc = qeth_check_idx_response(card, iob->data);
  640. switch (rc) {
  641. case 0:
  642. break;
  643. case -EIO:
  644. qeth_clear_ipacmd_list(card);
  645. qeth_schedule_recovery(card);
  646. /* fall through */
  647. default:
  648. goto out;
  649. }
  650. cmd = qeth_check_ipa_data(card, iob);
  651. if ((cmd == NULL) && (card->state != CARD_STATE_DOWN))
  652. goto out;
  653. /*in case of OSN : check if cmd is set */
  654. if (card->info.type == QETH_CARD_TYPE_OSN &&
  655. cmd &&
  656. cmd->hdr.command != IPA_CMD_STARTLAN &&
  657. card->osn_info.assist_cb != NULL) {
  658. card->osn_info.assist_cb(card->dev, cmd);
  659. goto out;
  660. }
  661. spin_lock_irqsave(&card->lock, flags);
  662. list_for_each_entry_safe(reply, r, &card->cmd_waiter_list, list) {
  663. if ((reply->seqno == QETH_IDX_COMMAND_SEQNO) ||
  664. ((cmd) && (reply->seqno == cmd->hdr.seqno))) {
  665. qeth_get_reply(reply);
  666. list_del_init(&reply->list);
  667. spin_unlock_irqrestore(&card->lock, flags);
  668. keep_reply = 0;
  669. if (reply->callback != NULL) {
  670. if (cmd) {
  671. reply->offset = (__u16)((char *)cmd -
  672. (char *)iob->data);
  673. keep_reply = reply->callback(card,
  674. reply,
  675. (unsigned long)cmd);
  676. } else
  677. keep_reply = reply->callback(card,
  678. reply,
  679. (unsigned long)iob);
  680. }
  681. if (cmd)
  682. reply->rc = (u16) cmd->hdr.return_code;
  683. else if (iob->rc)
  684. reply->rc = iob->rc;
  685. if (keep_reply) {
  686. spin_lock_irqsave(&card->lock, flags);
  687. list_add_tail(&reply->list,
  688. &card->cmd_waiter_list);
  689. spin_unlock_irqrestore(&card->lock, flags);
  690. } else {
  691. atomic_inc(&reply->received);
  692. wake_up(&reply->wait_q);
  693. }
  694. qeth_put_reply(reply);
  695. goto out;
  696. }
  697. }
  698. spin_unlock_irqrestore(&card->lock, flags);
  699. out:
  700. memcpy(&card->seqno.pdu_hdr_ack,
  701. QETH_PDU_HEADER_SEQ_NO(iob->data),
  702. QETH_SEQ_NO_LENGTH);
  703. qeth_release_buffer(channel, iob);
  704. }
  705. static int qeth_setup_channel(struct qeth_channel *channel)
  706. {
  707. int cnt;
  708. QETH_DBF_TEXT(SETUP, 2, "setupch");
  709. for (cnt = 0; cnt < QETH_CMD_BUFFER_NO; cnt++) {
  710. channel->iob[cnt].data =
  711. kzalloc(QETH_BUFSIZE, GFP_DMA|GFP_KERNEL);
  712. if (channel->iob[cnt].data == NULL)
  713. break;
  714. channel->iob[cnt].state = BUF_STATE_FREE;
  715. channel->iob[cnt].channel = channel;
  716. channel->iob[cnt].callback = qeth_send_control_data_cb;
  717. channel->iob[cnt].rc = 0;
  718. }
  719. if (cnt < QETH_CMD_BUFFER_NO) {
  720. while (cnt-- > 0)
  721. kfree(channel->iob[cnt].data);
  722. return -ENOMEM;
  723. }
  724. channel->buf_no = 0;
  725. channel->io_buf_no = 0;
  726. atomic_set(&channel->irq_pending, 0);
  727. spin_lock_init(&channel->iob_lock);
  728. init_waitqueue_head(&channel->wait_q);
  729. return 0;
  730. }
  731. static int qeth_set_thread_start_bit(struct qeth_card *card,
  732. unsigned long thread)
  733. {
  734. unsigned long flags;
  735. spin_lock_irqsave(&card->thread_mask_lock, flags);
  736. if (!(card->thread_allowed_mask & thread) ||
  737. (card->thread_start_mask & thread)) {
  738. spin_unlock_irqrestore(&card->thread_mask_lock, flags);
  739. return -EPERM;
  740. }
  741. card->thread_start_mask |= thread;
  742. spin_unlock_irqrestore(&card->thread_mask_lock, flags);
  743. return 0;
  744. }
  745. void qeth_clear_thread_start_bit(struct qeth_card *card, unsigned long thread)
  746. {
  747. unsigned long flags;
  748. spin_lock_irqsave(&card->thread_mask_lock, flags);
  749. card->thread_start_mask &= ~thread;
  750. spin_unlock_irqrestore(&card->thread_mask_lock, flags);
  751. wake_up(&card->wait_q);
  752. }
  753. EXPORT_SYMBOL_GPL(qeth_clear_thread_start_bit);
  754. void qeth_clear_thread_running_bit(struct qeth_card *card, unsigned long thread)
  755. {
  756. unsigned long flags;
  757. spin_lock_irqsave(&card->thread_mask_lock, flags);
  758. card->thread_running_mask &= ~thread;
  759. spin_unlock_irqrestore(&card->thread_mask_lock, flags);
  760. wake_up(&card->wait_q);
  761. }
  762. EXPORT_SYMBOL_GPL(qeth_clear_thread_running_bit);
  763. static int __qeth_do_run_thread(struct qeth_card *card, unsigned long thread)
  764. {
  765. unsigned long flags;
  766. int rc = 0;
  767. spin_lock_irqsave(&card->thread_mask_lock, flags);
  768. if (card->thread_start_mask & thread) {
  769. if ((card->thread_allowed_mask & thread) &&
  770. !(card->thread_running_mask & thread)) {
  771. rc = 1;
  772. card->thread_start_mask &= ~thread;
  773. card->thread_running_mask |= thread;
  774. } else
  775. rc = -EPERM;
  776. }
  777. spin_unlock_irqrestore(&card->thread_mask_lock, flags);
  778. return rc;
  779. }
  780. int qeth_do_run_thread(struct qeth_card *card, unsigned long thread)
  781. {
  782. int rc = 0;
  783. wait_event(card->wait_q,
  784. (rc = __qeth_do_run_thread(card, thread)) >= 0);
  785. return rc;
  786. }
  787. EXPORT_SYMBOL_GPL(qeth_do_run_thread);
  788. void qeth_schedule_recovery(struct qeth_card *card)
  789. {
  790. QETH_CARD_TEXT(card, 2, "startrec");
  791. if (qeth_set_thread_start_bit(card, QETH_RECOVER_THREAD) == 0)
  792. schedule_work(&card->kernel_thread_starter);
  793. }
  794. EXPORT_SYMBOL_GPL(qeth_schedule_recovery);
  795. static int qeth_get_problem(struct ccw_device *cdev, struct irb *irb)
  796. {
  797. int dstat, cstat;
  798. char *sense;
  799. struct qeth_card *card;
  800. sense = (char *) irb->ecw;
  801. cstat = irb->scsw.cmd.cstat;
  802. dstat = irb->scsw.cmd.dstat;
  803. card = CARD_FROM_CDEV(cdev);
  804. if (cstat & (SCHN_STAT_CHN_CTRL_CHK | SCHN_STAT_INTF_CTRL_CHK |
  805. SCHN_STAT_CHN_DATA_CHK | SCHN_STAT_CHAIN_CHECK |
  806. SCHN_STAT_PROT_CHECK | SCHN_STAT_PROG_CHECK)) {
  807. QETH_CARD_TEXT(card, 2, "CGENCHK");
  808. dev_warn(&cdev->dev, "The qeth device driver "
  809. "failed to recover an error on the device\n");
  810. QETH_DBF_MESSAGE(2, "%s check on device dstat=x%x, cstat=x%x\n",
  811. dev_name(&cdev->dev), dstat, cstat);
  812. print_hex_dump(KERN_WARNING, "qeth: irb ", DUMP_PREFIX_OFFSET,
  813. 16, 1, irb, 64, 1);
  814. return 1;
  815. }
  816. if (dstat & DEV_STAT_UNIT_CHECK) {
  817. if (sense[SENSE_RESETTING_EVENT_BYTE] &
  818. SENSE_RESETTING_EVENT_FLAG) {
  819. QETH_CARD_TEXT(card, 2, "REVIND");
  820. return 1;
  821. }
  822. if (sense[SENSE_COMMAND_REJECT_BYTE] &
  823. SENSE_COMMAND_REJECT_FLAG) {
  824. QETH_CARD_TEXT(card, 2, "CMDREJi");
  825. return 1;
  826. }
  827. if ((sense[2] == 0xaf) && (sense[3] == 0xfe)) {
  828. QETH_CARD_TEXT(card, 2, "AFFE");
  829. return 1;
  830. }
  831. if ((!sense[0]) && (!sense[1]) && (!sense[2]) && (!sense[3])) {
  832. QETH_CARD_TEXT(card, 2, "ZEROSEN");
  833. return 0;
  834. }
  835. QETH_CARD_TEXT(card, 2, "DGENCHK");
  836. return 1;
  837. }
  838. return 0;
  839. }
  840. static long __qeth_check_irb_error(struct ccw_device *cdev,
  841. unsigned long intparm, struct irb *irb)
  842. {
  843. struct qeth_card *card;
  844. card = CARD_FROM_CDEV(cdev);
  845. if (!IS_ERR(irb))
  846. return 0;
  847. switch (PTR_ERR(irb)) {
  848. case -EIO:
  849. QETH_DBF_MESSAGE(2, "%s i/o-error on device\n",
  850. dev_name(&cdev->dev));
  851. QETH_CARD_TEXT(card, 2, "ckirberr");
  852. QETH_CARD_TEXT_(card, 2, " rc%d", -EIO);
  853. break;
  854. case -ETIMEDOUT:
  855. dev_warn(&cdev->dev, "A hardware operation timed out"
  856. " on the device\n");
  857. QETH_CARD_TEXT(card, 2, "ckirberr");
  858. QETH_CARD_TEXT_(card, 2, " rc%d", -ETIMEDOUT);
  859. if (intparm == QETH_RCD_PARM) {
  860. if (card && (card->data.ccwdev == cdev)) {
  861. card->data.state = CH_STATE_DOWN;
  862. wake_up(&card->wait_q);
  863. }
  864. }
  865. break;
  866. default:
  867. QETH_DBF_MESSAGE(2, "%s unknown error %ld on device\n",
  868. dev_name(&cdev->dev), PTR_ERR(irb));
  869. QETH_CARD_TEXT(card, 2, "ckirberr");
  870. QETH_CARD_TEXT(card, 2, " rc???");
  871. }
  872. return PTR_ERR(irb);
  873. }
  874. static void qeth_irq(struct ccw_device *cdev, unsigned long intparm,
  875. struct irb *irb)
  876. {
  877. int rc;
  878. int cstat, dstat;
  879. struct qeth_cmd_buffer *buffer;
  880. struct qeth_channel *channel;
  881. struct qeth_card *card;
  882. struct qeth_cmd_buffer *iob;
  883. __u8 index;
  884. if (__qeth_check_irb_error(cdev, intparm, irb))
  885. return;
  886. cstat = irb->scsw.cmd.cstat;
  887. dstat = irb->scsw.cmd.dstat;
  888. card = CARD_FROM_CDEV(cdev);
  889. if (!card)
  890. return;
  891. QETH_CARD_TEXT(card, 5, "irq");
  892. if (card->read.ccwdev == cdev) {
  893. channel = &card->read;
  894. QETH_CARD_TEXT(card, 5, "read");
  895. } else if (card->write.ccwdev == cdev) {
  896. channel = &card->write;
  897. QETH_CARD_TEXT(card, 5, "write");
  898. } else {
  899. channel = &card->data;
  900. QETH_CARD_TEXT(card, 5, "data");
  901. }
  902. atomic_set(&channel->irq_pending, 0);
  903. if (irb->scsw.cmd.fctl & (SCSW_FCTL_CLEAR_FUNC))
  904. channel->state = CH_STATE_STOPPED;
  905. if (irb->scsw.cmd.fctl & (SCSW_FCTL_HALT_FUNC))
  906. channel->state = CH_STATE_HALTED;
  907. /*let's wake up immediately on data channel*/
  908. if ((channel == &card->data) && (intparm != 0) &&
  909. (intparm != QETH_RCD_PARM))
  910. goto out;
  911. if (intparm == QETH_CLEAR_CHANNEL_PARM) {
  912. QETH_CARD_TEXT(card, 6, "clrchpar");
  913. /* we don't have to handle this further */
  914. intparm = 0;
  915. }
  916. if (intparm == QETH_HALT_CHANNEL_PARM) {
  917. QETH_CARD_TEXT(card, 6, "hltchpar");
  918. /* we don't have to handle this further */
  919. intparm = 0;
  920. }
  921. if ((dstat & DEV_STAT_UNIT_EXCEP) ||
  922. (dstat & DEV_STAT_UNIT_CHECK) ||
  923. (cstat)) {
  924. if (irb->esw.esw0.erw.cons) {
  925. dev_warn(&channel->ccwdev->dev,
  926. "The qeth device driver failed to recover "
  927. "an error on the device\n");
  928. QETH_DBF_MESSAGE(2, "%s sense data available. cstat "
  929. "0x%X dstat 0x%X\n",
  930. dev_name(&channel->ccwdev->dev), cstat, dstat);
  931. print_hex_dump(KERN_WARNING, "qeth: irb ",
  932. DUMP_PREFIX_OFFSET, 16, 1, irb, 32, 1);
  933. print_hex_dump(KERN_WARNING, "qeth: sense data ",
  934. DUMP_PREFIX_OFFSET, 16, 1, irb->ecw, 32, 1);
  935. }
  936. if (intparm == QETH_RCD_PARM) {
  937. channel->state = CH_STATE_DOWN;
  938. goto out;
  939. }
  940. rc = qeth_get_problem(cdev, irb);
  941. if (rc) {
  942. qeth_clear_ipacmd_list(card);
  943. qeth_schedule_recovery(card);
  944. goto out;
  945. }
  946. }
  947. if (intparm == QETH_RCD_PARM) {
  948. channel->state = CH_STATE_RCD_DONE;
  949. goto out;
  950. }
  951. if (intparm) {
  952. buffer = (struct qeth_cmd_buffer *) __va((addr_t)intparm);
  953. buffer->state = BUF_STATE_PROCESSED;
  954. }
  955. if (channel == &card->data)
  956. return;
  957. if (channel == &card->read &&
  958. channel->state == CH_STATE_UP)
  959. qeth_issue_next_read(card);
  960. iob = channel->iob;
  961. index = channel->buf_no;
  962. while (iob[index].state == BUF_STATE_PROCESSED) {
  963. if (iob[index].callback != NULL)
  964. iob[index].callback(channel, iob + index);
  965. index = (index + 1) % QETH_CMD_BUFFER_NO;
  966. }
  967. channel->buf_no = index;
  968. out:
  969. wake_up(&card->wait_q);
  970. return;
  971. }
  972. static void qeth_notify_skbs(struct qeth_qdio_out_q *q,
  973. struct qeth_qdio_out_buffer *buf,
  974. enum iucv_tx_notify notification)
  975. {
  976. struct sk_buff *skb;
  977. if (skb_queue_empty(&buf->skb_list))
  978. goto out;
  979. skb = skb_peek(&buf->skb_list);
  980. while (skb) {
  981. QETH_CARD_TEXT_(q->card, 5, "skbn%d", notification);
  982. QETH_CARD_TEXT_(q->card, 5, "%lx", (long) skb);
  983. if (skb->protocol == ETH_P_AF_IUCV) {
  984. if (skb->sk) {
  985. struct iucv_sock *iucv = iucv_sk(skb->sk);
  986. iucv->sk_txnotify(skb, notification);
  987. }
  988. }
  989. if (skb_queue_is_last(&buf->skb_list, skb))
  990. skb = NULL;
  991. else
  992. skb = skb_queue_next(&buf->skb_list, skb);
  993. }
  994. out:
  995. return;
  996. }
  997. static void qeth_release_skbs(struct qeth_qdio_out_buffer *buf)
  998. {
  999. struct sk_buff *skb;
  1000. skb = skb_dequeue(&buf->skb_list);
  1001. while (skb) {
  1002. QETH_CARD_TEXT(buf->q->card, 5, "skbr");
  1003. QETH_CARD_TEXT_(buf->q->card, 5, "%lx", (long) skb);
  1004. atomic_dec(&skb->users);
  1005. dev_kfree_skb_any(skb);
  1006. skb = skb_dequeue(&buf->skb_list);
  1007. }
  1008. }
  1009. static void qeth_clear_output_buffer(struct qeth_qdio_out_q *queue,
  1010. struct qeth_qdio_out_buffer *buf,
  1011. enum qeth_qdio_buffer_states newbufstate)
  1012. {
  1013. int i;
  1014. /* is PCI flag set on buffer? */
  1015. if (buf->buffer->element[0].sflags & SBAL_SFLAGS0_PCI_REQ)
  1016. atomic_dec(&queue->set_pci_flags_count);
  1017. if (newbufstate == QETH_QDIO_BUF_EMPTY) {
  1018. qeth_release_skbs(buf);
  1019. }
  1020. for (i = 0; i < QETH_MAX_BUFFER_ELEMENTS(queue->card); ++i) {
  1021. if (buf->buffer->element[i].addr && buf->is_header[i])
  1022. kmem_cache_free(qeth_core_header_cache,
  1023. buf->buffer->element[i].addr);
  1024. buf->is_header[i] = 0;
  1025. buf->buffer->element[i].length = 0;
  1026. buf->buffer->element[i].addr = NULL;
  1027. buf->buffer->element[i].eflags = 0;
  1028. buf->buffer->element[i].sflags = 0;
  1029. }
  1030. buf->buffer->element[15].eflags = 0;
  1031. buf->buffer->element[15].sflags = 0;
  1032. buf->next_element_to_fill = 0;
  1033. atomic_set(&buf->state, newbufstate);
  1034. }
  1035. static void qeth_clear_outq_buffers(struct qeth_qdio_out_q *q, int free)
  1036. {
  1037. int j;
  1038. for (j = 0; j < QDIO_MAX_BUFFERS_PER_Q; ++j) {
  1039. if (!q->bufs[j])
  1040. continue;
  1041. qeth_cleanup_handled_pending(q, j, free);
  1042. qeth_clear_output_buffer(q, q->bufs[j], QETH_QDIO_BUF_EMPTY);
  1043. if (free) {
  1044. kmem_cache_free(qeth_qdio_outbuf_cache, q->bufs[j]);
  1045. q->bufs[j] = NULL;
  1046. }
  1047. }
  1048. }
  1049. void qeth_clear_qdio_buffers(struct qeth_card *card)
  1050. {
  1051. int i;
  1052. QETH_CARD_TEXT(card, 2, "clearqdbf");
  1053. /* clear outbound buffers to free skbs */
  1054. for (i = 0; i < card->qdio.no_out_queues; ++i) {
  1055. if (card->qdio.out_qs[i]) {
  1056. qeth_clear_outq_buffers(card->qdio.out_qs[i], 0);
  1057. }
  1058. }
  1059. }
  1060. EXPORT_SYMBOL_GPL(qeth_clear_qdio_buffers);
  1061. static void qeth_free_buffer_pool(struct qeth_card *card)
  1062. {
  1063. struct qeth_buffer_pool_entry *pool_entry, *tmp;
  1064. int i = 0;
  1065. list_for_each_entry_safe(pool_entry, tmp,
  1066. &card->qdio.init_pool.entry_list, init_list){
  1067. for (i = 0; i < QETH_MAX_BUFFER_ELEMENTS(card); ++i)
  1068. free_page((unsigned long)pool_entry->elements[i]);
  1069. list_del(&pool_entry->init_list);
  1070. kfree(pool_entry);
  1071. }
  1072. }
  1073. static void qeth_free_qdio_buffers(struct qeth_card *card)
  1074. {
  1075. int i, j;
  1076. if (atomic_xchg(&card->qdio.state, QETH_QDIO_UNINITIALIZED) ==
  1077. QETH_QDIO_UNINITIALIZED)
  1078. return;
  1079. qeth_free_cq(card);
  1080. cancel_delayed_work_sync(&card->buffer_reclaim_work);
  1081. for (j = 0; j < QDIO_MAX_BUFFERS_PER_Q; ++j)
  1082. kfree_skb(card->qdio.in_q->bufs[j].rx_skb);
  1083. kfree(card->qdio.in_q);
  1084. card->qdio.in_q = NULL;
  1085. /* inbound buffer pool */
  1086. qeth_free_buffer_pool(card);
  1087. /* free outbound qdio_qs */
  1088. if (card->qdio.out_qs) {
  1089. for (i = 0; i < card->qdio.no_out_queues; ++i) {
  1090. qeth_clear_outq_buffers(card->qdio.out_qs[i], 1);
  1091. kfree(card->qdio.out_qs[i]);
  1092. }
  1093. kfree(card->qdio.out_qs);
  1094. card->qdio.out_qs = NULL;
  1095. }
  1096. }
  1097. static void qeth_clean_channel(struct qeth_channel *channel)
  1098. {
  1099. int cnt;
  1100. QETH_DBF_TEXT(SETUP, 2, "freech");
  1101. for (cnt = 0; cnt < QETH_CMD_BUFFER_NO; cnt++)
  1102. kfree(channel->iob[cnt].data);
  1103. }
  1104. static void qeth_get_channel_path_desc(struct qeth_card *card)
  1105. {
  1106. struct ccw_device *ccwdev;
  1107. struct channelPath_dsc {
  1108. u8 flags;
  1109. u8 lsn;
  1110. u8 desc;
  1111. u8 chpid;
  1112. u8 swla;
  1113. u8 zeroes;
  1114. u8 chla;
  1115. u8 chpp;
  1116. } *chp_dsc;
  1117. QETH_DBF_TEXT(SETUP, 2, "chp_desc");
  1118. ccwdev = card->data.ccwdev;
  1119. chp_dsc = (struct channelPath_dsc *)ccw_device_get_chp_desc(ccwdev, 0);
  1120. if (chp_dsc != NULL) {
  1121. if (card->info.type != QETH_CARD_TYPE_IQD) {
  1122. /* CHPP field bit 6 == 1 -> single queue */
  1123. if ((chp_dsc->chpp & 0x02) == 0x02) {
  1124. if ((atomic_read(&card->qdio.state) !=
  1125. QETH_QDIO_UNINITIALIZED) &&
  1126. (card->qdio.no_out_queues == 4))
  1127. /* change from 4 to 1 outbound queues */
  1128. qeth_free_qdio_buffers(card);
  1129. card->qdio.no_out_queues = 1;
  1130. if (card->qdio.default_out_queue != 0)
  1131. dev_info(&card->gdev->dev,
  1132. "Priority Queueing not supported\n");
  1133. card->qdio.default_out_queue = 0;
  1134. } else {
  1135. if ((atomic_read(&card->qdio.state) !=
  1136. QETH_QDIO_UNINITIALIZED) &&
  1137. (card->qdio.no_out_queues == 1)) {
  1138. /* change from 1 to 4 outbound queues */
  1139. qeth_free_qdio_buffers(card);
  1140. card->qdio.default_out_queue = 2;
  1141. }
  1142. card->qdio.no_out_queues = 4;
  1143. }
  1144. }
  1145. card->info.func_level = 0x4100 + chp_dsc->desc;
  1146. kfree(chp_dsc);
  1147. }
  1148. QETH_DBF_TEXT_(SETUP, 2, "nr:%x", card->qdio.no_out_queues);
  1149. QETH_DBF_TEXT_(SETUP, 2, "lvl:%02x", card->info.func_level);
  1150. return;
  1151. }
  1152. static void qeth_init_qdio_info(struct qeth_card *card)
  1153. {
  1154. QETH_DBF_TEXT(SETUP, 4, "intqdinf");
  1155. atomic_set(&card->qdio.state, QETH_QDIO_UNINITIALIZED);
  1156. /* inbound */
  1157. card->qdio.in_buf_size = QETH_IN_BUF_SIZE_DEFAULT;
  1158. if (card->info.type == QETH_CARD_TYPE_IQD)
  1159. card->qdio.init_pool.buf_count = QETH_IN_BUF_COUNT_HSDEFAULT;
  1160. else
  1161. card->qdio.init_pool.buf_count = QETH_IN_BUF_COUNT_DEFAULT;
  1162. card->qdio.in_buf_pool.buf_count = card->qdio.init_pool.buf_count;
  1163. INIT_LIST_HEAD(&card->qdio.in_buf_pool.entry_list);
  1164. INIT_LIST_HEAD(&card->qdio.init_pool.entry_list);
  1165. }
  1166. static void qeth_set_intial_options(struct qeth_card *card)
  1167. {
  1168. card->options.route4.type = NO_ROUTER;
  1169. card->options.route6.type = NO_ROUTER;
  1170. card->options.broadcast_mode = QETH_TR_BROADCAST_ALLRINGS;
  1171. card->options.macaddr_mode = QETH_TR_MACADDR_NONCANONICAL;
  1172. card->options.fake_broadcast = 0;
  1173. card->options.add_hhlen = DEFAULT_ADD_HHLEN;
  1174. card->options.performance_stats = 0;
  1175. card->options.rx_sg_cb = QETH_RX_SG_CB;
  1176. card->options.isolation = ISOLATION_MODE_NONE;
  1177. card->options.cq = QETH_CQ_DISABLED;
  1178. }
  1179. static int qeth_do_start_thread(struct qeth_card *card, unsigned long thread)
  1180. {
  1181. unsigned long flags;
  1182. int rc = 0;
  1183. spin_lock_irqsave(&card->thread_mask_lock, flags);
  1184. QETH_CARD_TEXT_(card, 4, " %02x%02x%02x",
  1185. (u8) card->thread_start_mask,
  1186. (u8) card->thread_allowed_mask,
  1187. (u8) card->thread_running_mask);
  1188. rc = (card->thread_start_mask & thread);
  1189. spin_unlock_irqrestore(&card->thread_mask_lock, flags);
  1190. return rc;
  1191. }
  1192. static void qeth_start_kernel_thread(struct work_struct *work)
  1193. {
  1194. struct qeth_card *card = container_of(work, struct qeth_card,
  1195. kernel_thread_starter);
  1196. QETH_CARD_TEXT(card , 2, "strthrd");
  1197. if (card->read.state != CH_STATE_UP &&
  1198. card->write.state != CH_STATE_UP)
  1199. return;
  1200. if (qeth_do_start_thread(card, QETH_RECOVER_THREAD))
  1201. kthread_run(card->discipline.recover, (void *) card,
  1202. "qeth_recover");
  1203. }
  1204. static int qeth_setup_card(struct qeth_card *card)
  1205. {
  1206. QETH_DBF_TEXT(SETUP, 2, "setupcrd");
  1207. QETH_DBF_HEX(SETUP, 2, &card, sizeof(void *));
  1208. card->read.state = CH_STATE_DOWN;
  1209. card->write.state = CH_STATE_DOWN;
  1210. card->data.state = CH_STATE_DOWN;
  1211. card->state = CARD_STATE_DOWN;
  1212. card->lan_online = 0;
  1213. card->read_or_write_problem = 0;
  1214. card->dev = NULL;
  1215. spin_lock_init(&card->vlanlock);
  1216. spin_lock_init(&card->mclock);
  1217. spin_lock_init(&card->lock);
  1218. spin_lock_init(&card->ip_lock);
  1219. spin_lock_init(&card->thread_mask_lock);
  1220. mutex_init(&card->conf_mutex);
  1221. mutex_init(&card->discipline_mutex);
  1222. card->thread_start_mask = 0;
  1223. card->thread_allowed_mask = 0;
  1224. card->thread_running_mask = 0;
  1225. INIT_WORK(&card->kernel_thread_starter, qeth_start_kernel_thread);
  1226. INIT_LIST_HEAD(&card->ip_list);
  1227. INIT_LIST_HEAD(card->ip_tbd_list);
  1228. INIT_LIST_HEAD(&card->cmd_waiter_list);
  1229. init_waitqueue_head(&card->wait_q);
  1230. /* initial options */
  1231. qeth_set_intial_options(card);
  1232. /* IP address takeover */
  1233. INIT_LIST_HEAD(&card->ipato.entries);
  1234. card->ipato.enabled = 0;
  1235. card->ipato.invert4 = 0;
  1236. card->ipato.invert6 = 0;
  1237. /* init QDIO stuff */
  1238. qeth_init_qdio_info(card);
  1239. INIT_DELAYED_WORK(&card->buffer_reclaim_work, qeth_buffer_reclaim_work);
  1240. return 0;
  1241. }
  1242. static void qeth_core_sl_print(struct seq_file *m, struct service_level *slr)
  1243. {
  1244. struct qeth_card *card = container_of(slr, struct qeth_card,
  1245. qeth_service_level);
  1246. if (card->info.mcl_level[0])
  1247. seq_printf(m, "qeth: %s firmware level %s\n",
  1248. CARD_BUS_ID(card), card->info.mcl_level);
  1249. }
  1250. static struct qeth_card *qeth_alloc_card(void)
  1251. {
  1252. struct qeth_card *card;
  1253. QETH_DBF_TEXT(SETUP, 2, "alloccrd");
  1254. card = kzalloc(sizeof(struct qeth_card), GFP_DMA|GFP_KERNEL);
  1255. if (!card)
  1256. goto out;
  1257. QETH_DBF_HEX(SETUP, 2, &card, sizeof(void *));
  1258. card->ip_tbd_list = kzalloc(sizeof(struct list_head), GFP_KERNEL);
  1259. if (!card->ip_tbd_list) {
  1260. QETH_DBF_TEXT(SETUP, 0, "iptbdnom");
  1261. goto out_card;
  1262. }
  1263. if (qeth_setup_channel(&card->read))
  1264. goto out_ip;
  1265. if (qeth_setup_channel(&card->write))
  1266. goto out_channel;
  1267. card->options.layer2 = -1;
  1268. card->qeth_service_level.seq_print = qeth_core_sl_print;
  1269. register_service_level(&card->qeth_service_level);
  1270. return card;
  1271. out_channel:
  1272. qeth_clean_channel(&card->read);
  1273. out_ip:
  1274. kfree(card->ip_tbd_list);
  1275. out_card:
  1276. kfree(card);
  1277. out:
  1278. return NULL;
  1279. }
  1280. static int qeth_determine_card_type(struct qeth_card *card)
  1281. {
  1282. int i = 0;
  1283. QETH_DBF_TEXT(SETUP, 2, "detcdtyp");
  1284. card->qdio.do_prio_queueing = QETH_PRIOQ_DEFAULT;
  1285. card->qdio.default_out_queue = QETH_DEFAULT_QUEUE;
  1286. while (known_devices[i][QETH_DEV_MODEL_IND]) {
  1287. if ((CARD_RDEV(card)->id.dev_type ==
  1288. known_devices[i][QETH_DEV_TYPE_IND]) &&
  1289. (CARD_RDEV(card)->id.dev_model ==
  1290. known_devices[i][QETH_DEV_MODEL_IND])) {
  1291. card->info.type = known_devices[i][QETH_DEV_MODEL_IND];
  1292. card->qdio.no_out_queues =
  1293. known_devices[i][QETH_QUEUE_NO_IND];
  1294. card->qdio.no_in_queues = 1;
  1295. card->info.is_multicast_different =
  1296. known_devices[i][QETH_MULTICAST_IND];
  1297. qeth_get_channel_path_desc(card);
  1298. return 0;
  1299. }
  1300. i++;
  1301. }
  1302. card->info.type = QETH_CARD_TYPE_UNKNOWN;
  1303. dev_err(&card->gdev->dev, "The adapter hardware is of an "
  1304. "unknown type\n");
  1305. return -ENOENT;
  1306. }
  1307. static int qeth_clear_channel(struct qeth_channel *channel)
  1308. {
  1309. unsigned long flags;
  1310. struct qeth_card *card;
  1311. int rc;
  1312. card = CARD_FROM_CDEV(channel->ccwdev);
  1313. QETH_CARD_TEXT(card, 3, "clearch");
  1314. spin_lock_irqsave(get_ccwdev_lock(channel->ccwdev), flags);
  1315. rc = ccw_device_clear(channel->ccwdev, QETH_CLEAR_CHANNEL_PARM);
  1316. spin_unlock_irqrestore(get_ccwdev_lock(channel->ccwdev), flags);
  1317. if (rc)
  1318. return rc;
  1319. rc = wait_event_interruptible_timeout(card->wait_q,
  1320. channel->state == CH_STATE_STOPPED, QETH_TIMEOUT);
  1321. if (rc == -ERESTARTSYS)
  1322. return rc;
  1323. if (channel->state != CH_STATE_STOPPED)
  1324. return -ETIME;
  1325. channel->state = CH_STATE_DOWN;
  1326. return 0;
  1327. }
  1328. static int qeth_halt_channel(struct qeth_channel *channel)
  1329. {
  1330. unsigned long flags;
  1331. struct qeth_card *card;
  1332. int rc;
  1333. card = CARD_FROM_CDEV(channel->ccwdev);
  1334. QETH_CARD_TEXT(card, 3, "haltch");
  1335. spin_lock_irqsave(get_ccwdev_lock(channel->ccwdev), flags);
  1336. rc = ccw_device_halt(channel->ccwdev, QETH_HALT_CHANNEL_PARM);
  1337. spin_unlock_irqrestore(get_ccwdev_lock(channel->ccwdev), flags);
  1338. if (rc)
  1339. return rc;
  1340. rc = wait_event_interruptible_timeout(card->wait_q,
  1341. channel->state == CH_STATE_HALTED, QETH_TIMEOUT);
  1342. if (rc == -ERESTARTSYS)
  1343. return rc;
  1344. if (channel->state != CH_STATE_HALTED)
  1345. return -ETIME;
  1346. return 0;
  1347. }
  1348. static int qeth_halt_channels(struct qeth_card *card)
  1349. {
  1350. int rc1 = 0, rc2 = 0, rc3 = 0;
  1351. QETH_CARD_TEXT(card, 3, "haltchs");
  1352. rc1 = qeth_halt_channel(&card->read);
  1353. rc2 = qeth_halt_channel(&card->write);
  1354. rc3 = qeth_halt_channel(&card->data);
  1355. if (rc1)
  1356. return rc1;
  1357. if (rc2)
  1358. return rc2;
  1359. return rc3;
  1360. }
  1361. static int qeth_clear_channels(struct qeth_card *card)
  1362. {
  1363. int rc1 = 0, rc2 = 0, rc3 = 0;
  1364. QETH_CARD_TEXT(card, 3, "clearchs");
  1365. rc1 = qeth_clear_channel(&card->read);
  1366. rc2 = qeth_clear_channel(&card->write);
  1367. rc3 = qeth_clear_channel(&card->data);
  1368. if (rc1)
  1369. return rc1;
  1370. if (rc2)
  1371. return rc2;
  1372. return rc3;
  1373. }
  1374. static int qeth_clear_halt_card(struct qeth_card *card, int halt)
  1375. {
  1376. int rc = 0;
  1377. QETH_CARD_TEXT(card, 3, "clhacrd");
  1378. if (halt)
  1379. rc = qeth_halt_channels(card);
  1380. if (rc)
  1381. return rc;
  1382. return qeth_clear_channels(card);
  1383. }
  1384. int qeth_qdio_clear_card(struct qeth_card *card, int use_halt)
  1385. {
  1386. int rc = 0;
  1387. QETH_CARD_TEXT(card, 3, "qdioclr");
  1388. switch (atomic_cmpxchg(&card->qdio.state, QETH_QDIO_ESTABLISHED,
  1389. QETH_QDIO_CLEANING)) {
  1390. case QETH_QDIO_ESTABLISHED:
  1391. if (card->info.type == QETH_CARD_TYPE_IQD)
  1392. rc = qdio_shutdown(CARD_DDEV(card),
  1393. QDIO_FLAG_CLEANUP_USING_HALT);
  1394. else
  1395. rc = qdio_shutdown(CARD_DDEV(card),
  1396. QDIO_FLAG_CLEANUP_USING_CLEAR);
  1397. if (rc)
  1398. QETH_CARD_TEXT_(card, 3, "1err%d", rc);
  1399. qdio_free(CARD_DDEV(card));
  1400. atomic_set(&card->qdio.state, QETH_QDIO_ALLOCATED);
  1401. break;
  1402. case QETH_QDIO_CLEANING:
  1403. return rc;
  1404. default:
  1405. break;
  1406. }
  1407. rc = qeth_clear_halt_card(card, use_halt);
  1408. if (rc)
  1409. QETH_CARD_TEXT_(card, 3, "2err%d", rc);
  1410. card->state = CARD_STATE_DOWN;
  1411. return rc;
  1412. }
  1413. EXPORT_SYMBOL_GPL(qeth_qdio_clear_card);
  1414. static int qeth_read_conf_data(struct qeth_card *card, void **buffer,
  1415. int *length)
  1416. {
  1417. struct ciw *ciw;
  1418. char *rcd_buf;
  1419. int ret;
  1420. struct qeth_channel *channel = &card->data;
  1421. unsigned long flags;
  1422. /*
  1423. * scan for RCD command in extended SenseID data
  1424. */
  1425. ciw = ccw_device_get_ciw(channel->ccwdev, CIW_TYPE_RCD);
  1426. if (!ciw || ciw->cmd == 0)
  1427. return -EOPNOTSUPP;
  1428. rcd_buf = kzalloc(ciw->count, GFP_KERNEL | GFP_DMA);
  1429. if (!rcd_buf)
  1430. return -ENOMEM;
  1431. channel->ccw.cmd_code = ciw->cmd;
  1432. channel->ccw.cda = (__u32) __pa(rcd_buf);
  1433. channel->ccw.count = ciw->count;
  1434. channel->ccw.flags = CCW_FLAG_SLI;
  1435. channel->state = CH_STATE_RCD;
  1436. spin_lock_irqsave(get_ccwdev_lock(channel->ccwdev), flags);
  1437. ret = ccw_device_start_timeout(channel->ccwdev, &channel->ccw,
  1438. QETH_RCD_PARM, LPM_ANYPATH, 0,
  1439. QETH_RCD_TIMEOUT);
  1440. spin_unlock_irqrestore(get_ccwdev_lock(channel->ccwdev), flags);
  1441. if (!ret)
  1442. wait_event(card->wait_q,
  1443. (channel->state == CH_STATE_RCD_DONE ||
  1444. channel->state == CH_STATE_DOWN));
  1445. if (channel->state == CH_STATE_DOWN)
  1446. ret = -EIO;
  1447. else
  1448. channel->state = CH_STATE_DOWN;
  1449. if (ret) {
  1450. kfree(rcd_buf);
  1451. *buffer = NULL;
  1452. *length = 0;
  1453. } else {
  1454. *length = ciw->count;
  1455. *buffer = rcd_buf;
  1456. }
  1457. return ret;
  1458. }
  1459. static void qeth_configure_unitaddr(struct qeth_card *card, char *prcd)
  1460. {
  1461. QETH_DBF_TEXT(SETUP, 2, "cfgunit");
  1462. card->info.chpid = prcd[30];
  1463. card->info.unit_addr2 = prcd[31];
  1464. card->info.cula = prcd[63];
  1465. card->info.guestlan = ((prcd[0x10] == _ascebc['V']) &&
  1466. (prcd[0x11] == _ascebc['M']));
  1467. }
  1468. static void qeth_configure_blkt_default(struct qeth_card *card, char *prcd)
  1469. {
  1470. QETH_DBF_TEXT(SETUP, 2, "cfgblkt");
  1471. if (prcd[74] == 0xF0 && prcd[75] == 0xF0 && prcd[76] == 0xF5) {
  1472. card->info.blkt.time_total = 250;
  1473. card->info.blkt.inter_packet = 5;
  1474. card->info.blkt.inter_packet_jumbo = 15;
  1475. } else {
  1476. card->info.blkt.time_total = 0;
  1477. card->info.blkt.inter_packet = 0;
  1478. card->info.blkt.inter_packet_jumbo = 0;
  1479. }
  1480. }
  1481. static void qeth_init_tokens(struct qeth_card *card)
  1482. {
  1483. card->token.issuer_rm_w = 0x00010103UL;
  1484. card->token.cm_filter_w = 0x00010108UL;
  1485. card->token.cm_connection_w = 0x0001010aUL;
  1486. card->token.ulp_filter_w = 0x0001010bUL;
  1487. card->token.ulp_connection_w = 0x0001010dUL;
  1488. }
  1489. static void qeth_init_func_level(struct qeth_card *card)
  1490. {
  1491. switch (card->info.type) {
  1492. case QETH_CARD_TYPE_IQD:
  1493. card->info.func_level = QETH_IDX_FUNC_LEVEL_IQD;
  1494. break;
  1495. case QETH_CARD_TYPE_OSD:
  1496. case QETH_CARD_TYPE_OSN:
  1497. card->info.func_level = QETH_IDX_FUNC_LEVEL_OSD;
  1498. break;
  1499. default:
  1500. break;
  1501. }
  1502. }
  1503. static int qeth_idx_activate_get_answer(struct qeth_channel *channel,
  1504. void (*idx_reply_cb)(struct qeth_channel *,
  1505. struct qeth_cmd_buffer *))
  1506. {
  1507. struct qeth_cmd_buffer *iob;
  1508. unsigned long flags;
  1509. int rc;
  1510. struct qeth_card *card;
  1511. QETH_DBF_TEXT(SETUP, 2, "idxanswr");
  1512. card = CARD_FROM_CDEV(channel->ccwdev);
  1513. iob = qeth_get_buffer(channel);
  1514. iob->callback = idx_reply_cb;
  1515. memcpy(&channel->ccw, READ_CCW, sizeof(struct ccw1));
  1516. channel->ccw.count = QETH_BUFSIZE;
  1517. channel->ccw.cda = (__u32) __pa(iob->data);
  1518. wait_event(card->wait_q,
  1519. atomic_cmpxchg(&channel->irq_pending, 0, 1) == 0);
  1520. QETH_DBF_TEXT(SETUP, 6, "noirqpnd");
  1521. spin_lock_irqsave(get_ccwdev_lock(channel->ccwdev), flags);
  1522. rc = ccw_device_start(channel->ccwdev,
  1523. &channel->ccw, (addr_t) iob, 0, 0);
  1524. spin_unlock_irqrestore(get_ccwdev_lock(channel->ccwdev), flags);
  1525. if (rc) {
  1526. QETH_DBF_MESSAGE(2, "Error2 in activating channel rc=%d\n", rc);
  1527. QETH_DBF_TEXT_(SETUP, 2, "2err%d", rc);
  1528. atomic_set(&channel->irq_pending, 0);
  1529. wake_up(&card->wait_q);
  1530. return rc;
  1531. }
  1532. rc = wait_event_interruptible_timeout(card->wait_q,
  1533. channel->state == CH_STATE_UP, QETH_TIMEOUT);
  1534. if (rc == -ERESTARTSYS)
  1535. return rc;
  1536. if (channel->state != CH_STATE_UP) {
  1537. rc = -ETIME;
  1538. QETH_DBF_TEXT_(SETUP, 2, "3err%d", rc);
  1539. qeth_clear_cmd_buffers(channel);
  1540. } else
  1541. rc = 0;
  1542. return rc;
  1543. }
  1544. static int qeth_idx_activate_channel(struct qeth_channel *channel,
  1545. void (*idx_reply_cb)(struct qeth_channel *,
  1546. struct qeth_cmd_buffer *))
  1547. {
  1548. struct qeth_card *card;
  1549. struct qeth_cmd_buffer *iob;
  1550. unsigned long flags;
  1551. __u16 temp;
  1552. __u8 tmp;
  1553. int rc;
  1554. struct ccw_dev_id temp_devid;
  1555. card = CARD_FROM_CDEV(channel->ccwdev);
  1556. QETH_DBF_TEXT(SETUP, 2, "idxactch");
  1557. iob = qeth_get_buffer(channel);
  1558. iob->callback = idx_reply_cb;
  1559. memcpy(&channel->ccw, WRITE_CCW, sizeof(struct ccw1));
  1560. channel->ccw.count = IDX_ACTIVATE_SIZE;
  1561. channel->ccw.cda = (__u32) __pa(iob->data);
  1562. if (channel == &card->write) {
  1563. memcpy(iob->data, IDX_ACTIVATE_WRITE, IDX_ACTIVATE_SIZE);
  1564. memcpy(QETH_TRANSPORT_HEADER_SEQ_NO(iob->data),
  1565. &card->seqno.trans_hdr, QETH_SEQ_NO_LENGTH);
  1566. card->seqno.trans_hdr++;
  1567. } else {
  1568. memcpy(iob->data, IDX_ACTIVATE_READ, IDX_ACTIVATE_SIZE);
  1569. memcpy(QETH_TRANSPORT_HEADER_SEQ_NO(iob->data),
  1570. &card->seqno.trans_hdr, QETH_SEQ_NO_LENGTH);
  1571. }
  1572. tmp = ((__u8)card->info.portno) | 0x80;
  1573. memcpy(QETH_IDX_ACT_PNO(iob->data), &tmp, 1);
  1574. memcpy(QETH_IDX_ACT_ISSUER_RM_TOKEN(iob->data),
  1575. &card->token.issuer_rm_w, QETH_MPC_TOKEN_LENGTH);
  1576. memcpy(QETH_IDX_ACT_FUNC_LEVEL(iob->data),
  1577. &card->info.func_level, sizeof(__u16));
  1578. ccw_device_get_id(CARD_DDEV(card), &temp_devid);
  1579. memcpy(QETH_IDX_ACT_QDIO_DEV_CUA(iob->data), &temp_devid.devno, 2);
  1580. temp = (card->info.cula << 8) + card->info.unit_addr2;
  1581. memcpy(QETH_IDX_ACT_QDIO_DEV_REALADDR(iob->data), &temp, 2);
  1582. wait_event(card->wait_q,
  1583. atomic_cmpxchg(&channel->irq_pending, 0, 1) == 0);
  1584. QETH_DBF_TEXT(SETUP, 6, "noirqpnd");
  1585. spin_lock_irqsave(get_ccwdev_lock(channel->ccwdev), flags);
  1586. rc = ccw_device_start(channel->ccwdev,
  1587. &channel->ccw, (addr_t) iob, 0, 0);
  1588. spin_unlock_irqrestore(get_ccwdev_lock(channel->ccwdev), flags);
  1589. if (rc) {
  1590. QETH_DBF_MESSAGE(2, "Error1 in activating channel. rc=%d\n",
  1591. rc);
  1592. QETH_DBF_TEXT_(SETUP, 2, "1err%d", rc);
  1593. atomic_set(&channel->irq_pending, 0);
  1594. wake_up(&card->wait_q);
  1595. return rc;
  1596. }
  1597. rc = wait_event_interruptible_timeout(card->wait_q,
  1598. channel->state == CH_STATE_ACTIVATING, QETH_TIMEOUT);
  1599. if (rc == -ERESTARTSYS)
  1600. return rc;
  1601. if (channel->state != CH_STATE_ACTIVATING) {
  1602. dev_warn(&channel->ccwdev->dev, "The qeth device driver"
  1603. " failed to recover an error on the device\n");
  1604. QETH_DBF_MESSAGE(2, "%s IDX activate timed out\n",
  1605. dev_name(&channel->ccwdev->dev));
  1606. QETH_DBF_TEXT_(SETUP, 2, "2err%d", -ETIME);
  1607. qeth_clear_cmd_buffers(channel);
  1608. return -ETIME;
  1609. }
  1610. return qeth_idx_activate_get_answer(channel, idx_reply_cb);
  1611. }
  1612. static int qeth_peer_func_level(int level)
  1613. {
  1614. if ((level & 0xff) == 8)
  1615. return (level & 0xff) + 0x400;
  1616. if (((level >> 8) & 3) == 1)
  1617. return (level & 0xff) + 0x200;
  1618. return level;
  1619. }
  1620. static void qeth_idx_write_cb(struct qeth_channel *channel,
  1621. struct qeth_cmd_buffer *iob)
  1622. {
  1623. struct qeth_card *card;
  1624. __u16 temp;
  1625. QETH_DBF_TEXT(SETUP , 2, "idxwrcb");
  1626. if (channel->state == CH_STATE_DOWN) {
  1627. channel->state = CH_STATE_ACTIVATING;
  1628. goto out;
  1629. }
  1630. card = CARD_FROM_CDEV(channel->ccwdev);
  1631. if (!(QETH_IS_IDX_ACT_POS_REPLY(iob->data))) {
  1632. if (QETH_IDX_ACT_CAUSE_CODE(iob->data) == QETH_IDX_ACT_ERR_EXCL)
  1633. dev_err(&card->write.ccwdev->dev,
  1634. "The adapter is used exclusively by another "
  1635. "host\n");
  1636. else
  1637. QETH_DBF_MESSAGE(2, "%s IDX_ACTIVATE on write channel:"
  1638. " negative reply\n",
  1639. dev_name(&card->write.ccwdev->dev));
  1640. goto out;
  1641. }
  1642. memcpy(&temp, QETH_IDX_ACT_FUNC_LEVEL(iob->data), 2);
  1643. if ((temp & ~0x0100) != qeth_peer_func_level(card->info.func_level)) {
  1644. QETH_DBF_MESSAGE(2, "%s IDX_ACTIVATE on write channel: "
  1645. "function level mismatch (sent: 0x%x, received: "
  1646. "0x%x)\n", dev_name(&card->write.ccwdev->dev),
  1647. card->info.func_level, temp);
  1648. goto out;
  1649. }
  1650. channel->state = CH_STATE_UP;
  1651. out:
  1652. qeth_release_buffer(channel, iob);
  1653. }
  1654. static void qeth_idx_read_cb(struct qeth_channel *channel,
  1655. struct qeth_cmd_buffer *iob)
  1656. {
  1657. struct qeth_card *card;
  1658. __u16 temp;
  1659. QETH_DBF_TEXT(SETUP , 2, "idxrdcb");
  1660. if (channel->state == CH_STATE_DOWN) {
  1661. channel->state = CH_STATE_ACTIVATING;
  1662. goto out;
  1663. }
  1664. card = CARD_FROM_CDEV(channel->ccwdev);
  1665. if (qeth_check_idx_response(card, iob->data))
  1666. goto out;
  1667. if (!(QETH_IS_IDX_ACT_POS_REPLY(iob->data))) {
  1668. switch (QETH_IDX_ACT_CAUSE_CODE(iob->data)) {
  1669. case QETH_IDX_ACT_ERR_EXCL:
  1670. dev_err(&card->write.ccwdev->dev,
  1671. "The adapter is used exclusively by another "
  1672. "host\n");
  1673. break;
  1674. case QETH_IDX_ACT_ERR_AUTH:
  1675. case QETH_IDX_ACT_ERR_AUTH_USER:
  1676. dev_err(&card->read.ccwdev->dev,
  1677. "Setting the device online failed because of "
  1678. "insufficient authorization\n");
  1679. break;
  1680. default:
  1681. QETH_DBF_MESSAGE(2, "%s IDX_ACTIVATE on read channel:"
  1682. " negative reply\n",
  1683. dev_name(&card->read.ccwdev->dev));
  1684. }
  1685. QETH_CARD_TEXT_(card, 2, "idxread%c",
  1686. QETH_IDX_ACT_CAUSE_CODE(iob->data));
  1687. goto out;
  1688. }
  1689. /**
  1690. * * temporary fix for microcode bug
  1691. * * to revert it,replace OR by AND
  1692. * */
  1693. if ((!QETH_IDX_NO_PORTNAME_REQUIRED(iob->data)) ||
  1694. (card->info.type == QETH_CARD_TYPE_OSD))
  1695. card->info.portname_required = 1;
  1696. memcpy(&temp, QETH_IDX_ACT_FUNC_LEVEL(iob->data), 2);
  1697. if (temp != qeth_peer_func_level(card->info.func_level)) {
  1698. QETH_DBF_MESSAGE(2, "%s IDX_ACTIVATE on read channel: function "
  1699. "level mismatch (sent: 0x%x, received: 0x%x)\n",
  1700. dev_name(&card->read.ccwdev->dev),
  1701. card->info.func_level, temp);
  1702. goto out;
  1703. }
  1704. memcpy(&card->token.issuer_rm_r,
  1705. QETH_IDX_ACT_ISSUER_RM_TOKEN(iob->data),
  1706. QETH_MPC_TOKEN_LENGTH);
  1707. memcpy(&card->info.mcl_level[0],
  1708. QETH_IDX_REPLY_LEVEL(iob->data), QETH_MCL_LENGTH);
  1709. channel->state = CH_STATE_UP;
  1710. out:
  1711. qeth_release_buffer(channel, iob);
  1712. }
  1713. void qeth_prepare_control_data(struct qeth_card *card, int len,
  1714. struct qeth_cmd_buffer *iob)
  1715. {
  1716. qeth_setup_ccw(&card->write, iob->data, len);
  1717. iob->callback = qeth_release_buffer;
  1718. memcpy(QETH_TRANSPORT_HEADER_SEQ_NO(iob->data),
  1719. &card->seqno.trans_hdr, QETH_SEQ_NO_LENGTH);
  1720. card->seqno.trans_hdr++;
  1721. memcpy(QETH_PDU_HEADER_SEQ_NO(iob->data),
  1722. &card->seqno.pdu_hdr, QETH_SEQ_NO_LENGTH);
  1723. card->seqno.pdu_hdr++;
  1724. memcpy(QETH_PDU_HEADER_ACK_SEQ_NO(iob->data),
  1725. &card->seqno.pdu_hdr_ack, QETH_SEQ_NO_LENGTH);
  1726. QETH_DBF_HEX(CTRL, 2, iob->data, QETH_DBF_CTRL_LEN);
  1727. }
  1728. EXPORT_SYMBOL_GPL(qeth_prepare_control_data);
  1729. int qeth_send_control_data(struct qeth_card *card, int len,
  1730. struct qeth_cmd_buffer *iob,
  1731. int (*reply_cb)(struct qeth_card *, struct qeth_reply *,
  1732. unsigned long),
  1733. void *reply_param)
  1734. {
  1735. int rc;
  1736. unsigned long flags;
  1737. struct qeth_reply *reply = NULL;
  1738. unsigned long timeout, event_timeout;
  1739. struct qeth_ipa_cmd *cmd;
  1740. QETH_CARD_TEXT(card, 2, "sendctl");
  1741. if (card->read_or_write_problem) {
  1742. qeth_release_buffer(iob->channel, iob);
  1743. return -EIO;
  1744. }
  1745. reply = qeth_alloc_reply(card);
  1746. if (!reply) {
  1747. return -ENOMEM;
  1748. }
  1749. reply->callback = reply_cb;
  1750. reply->param = reply_param;
  1751. if (card->state == CARD_STATE_DOWN)
  1752. reply->seqno = QETH_IDX_COMMAND_SEQNO;
  1753. else
  1754. reply->seqno = card->seqno.ipa++;
  1755. init_waitqueue_head(&reply->wait_q);
  1756. spin_lock_irqsave(&card->lock, flags);
  1757. list_add_tail(&reply->list, &card->cmd_waiter_list);
  1758. spin_unlock_irqrestore(&card->lock, flags);
  1759. QETH_DBF_HEX(CTRL, 2, iob->data, QETH_DBF_CTRL_LEN);
  1760. while (atomic_cmpxchg(&card->write.irq_pending, 0, 1)) ;
  1761. qeth_prepare_control_data(card, len, iob);
  1762. if (IS_IPA(iob->data))
  1763. event_timeout = QETH_IPA_TIMEOUT;
  1764. else
  1765. event_timeout = QETH_TIMEOUT;
  1766. timeout = jiffies + event_timeout;
  1767. QETH_CARD_TEXT(card, 6, "noirqpnd");
  1768. spin_lock_irqsave(get_ccwdev_lock(card->write.ccwdev), flags);
  1769. rc = ccw_device_start(card->write.ccwdev, &card->write.ccw,
  1770. (addr_t) iob, 0, 0);
  1771. spin_unlock_irqrestore(get_ccwdev_lock(card->write.ccwdev), flags);
  1772. if (rc) {
  1773. QETH_DBF_MESSAGE(2, "%s qeth_send_control_data: "
  1774. "ccw_device_start rc = %i\n",
  1775. dev_name(&card->write.ccwdev->dev), rc);
  1776. QETH_CARD_TEXT_(card, 2, " err%d", rc);
  1777. spin_lock_irqsave(&card->lock, flags);
  1778. list_del_init(&reply->list);
  1779. qeth_put_reply(reply);
  1780. spin_unlock_irqrestore(&card->lock, flags);
  1781. qeth_release_buffer(iob->channel, iob);
  1782. atomic_set(&card->write.irq_pending, 0);
  1783. wake_up(&card->wait_q);
  1784. return rc;
  1785. }
  1786. /* we have only one long running ipassist, since we can ensure
  1787. process context of this command we can sleep */
  1788. cmd = (struct qeth_ipa_cmd *)(iob->data+IPA_PDU_HEADER_SIZE);
  1789. if ((cmd->hdr.command == IPA_CMD_SETIP) &&
  1790. (cmd->hdr.prot_version == QETH_PROT_IPV4)) {
  1791. if (!wait_event_timeout(reply->wait_q,
  1792. atomic_read(&reply->received), event_timeout))
  1793. goto time_err;
  1794. } else {
  1795. while (!atomic_read(&reply->received)) {
  1796. if (time_after(jiffies, timeout))
  1797. goto time_err;
  1798. cpu_relax();
  1799. };
  1800. }
  1801. if (reply->rc == -EIO)
  1802. goto error;
  1803. rc = reply->rc;
  1804. qeth_put_reply(reply);
  1805. return rc;
  1806. time_err:
  1807. reply->rc = -ETIME;
  1808. spin_lock_irqsave(&reply->card->lock, flags);
  1809. list_del_init(&reply->list);
  1810. spin_unlock_irqrestore(&reply->card->lock, flags);
  1811. atomic_inc(&reply->received);
  1812. error:
  1813. atomic_set(&card->write.irq_pending, 0);
  1814. qeth_release_buffer(iob->channel, iob);
  1815. card->write.buf_no = (card->write.buf_no + 1) % QETH_CMD_BUFFER_NO;
  1816. rc = reply->rc;
  1817. qeth_put_reply(reply);
  1818. return rc;
  1819. }
  1820. EXPORT_SYMBOL_GPL(qeth_send_control_data);
  1821. static int qeth_cm_enable_cb(struct qeth_card *card, struct qeth_reply *reply,
  1822. unsigned long data)
  1823. {
  1824. struct qeth_cmd_buffer *iob;
  1825. QETH_DBF_TEXT(SETUP, 2, "cmenblcb");
  1826. iob = (struct qeth_cmd_buffer *) data;
  1827. memcpy(&card->token.cm_filter_r,
  1828. QETH_CM_ENABLE_RESP_FILTER_TOKEN(iob->data),
  1829. QETH_MPC_TOKEN_LENGTH);
  1830. QETH_DBF_TEXT_(SETUP, 2, " rc%d", iob->rc);
  1831. return 0;
  1832. }
  1833. static int qeth_cm_enable(struct qeth_card *card)
  1834. {
  1835. int rc;
  1836. struct qeth_cmd_buffer *iob;
  1837. QETH_DBF_TEXT(SETUP, 2, "cmenable");
  1838. iob = qeth_wait_for_buffer(&card->write);
  1839. memcpy(iob->data, CM_ENABLE, CM_ENABLE_SIZE);
  1840. memcpy(QETH_CM_ENABLE_ISSUER_RM_TOKEN(iob->data),
  1841. &card->token.issuer_rm_r, QETH_MPC_TOKEN_LENGTH);
  1842. memcpy(QETH_CM_ENABLE_FILTER_TOKEN(iob->data),
  1843. &card->token.cm_filter_w, QETH_MPC_TOKEN_LENGTH);
  1844. rc = qeth_send_control_data(card, CM_ENABLE_SIZE, iob,
  1845. qeth_cm_enable_cb, NULL);
  1846. return rc;
  1847. }
  1848. static int qeth_cm_setup_cb(struct qeth_card *card, struct qeth_reply *reply,
  1849. unsigned long data)
  1850. {
  1851. struct qeth_cmd_buffer *iob;
  1852. QETH_DBF_TEXT(SETUP, 2, "cmsetpcb");
  1853. iob = (struct qeth_cmd_buffer *) data;
  1854. memcpy(&card->token.cm_connection_r,
  1855. QETH_CM_SETUP_RESP_DEST_ADDR(iob->data),
  1856. QETH_MPC_TOKEN_LENGTH);
  1857. QETH_DBF_TEXT_(SETUP, 2, " rc%d", iob->rc);
  1858. return 0;
  1859. }
  1860. static int qeth_cm_setup(struct qeth_card *card)
  1861. {
  1862. int rc;
  1863. struct qeth_cmd_buffer *iob;
  1864. QETH_DBF_TEXT(SETUP, 2, "cmsetup");
  1865. iob = qeth_wait_for_buffer(&card->write);
  1866. memcpy(iob->data, CM_SETUP, CM_SETUP_SIZE);
  1867. memcpy(QETH_CM_SETUP_DEST_ADDR(iob->data),
  1868. &card->token.issuer_rm_r, QETH_MPC_TOKEN_LENGTH);
  1869. memcpy(QETH_CM_SETUP_CONNECTION_TOKEN(iob->data),
  1870. &card->token.cm_connection_w, QETH_MPC_TOKEN_LENGTH);
  1871. memcpy(QETH_CM_SETUP_FILTER_TOKEN(iob->data),
  1872. &card->token.cm_filter_r, QETH_MPC_TOKEN_LENGTH);
  1873. rc = qeth_send_control_data(card, CM_SETUP_SIZE, iob,
  1874. qeth_cm_setup_cb, NULL);
  1875. return rc;
  1876. }
  1877. static inline int qeth_get_initial_mtu_for_card(struct qeth_card *card)
  1878. {
  1879. switch (card->info.type) {
  1880. case QETH_CARD_TYPE_UNKNOWN:
  1881. return 1500;
  1882. case QETH_CARD_TYPE_IQD:
  1883. return card->info.max_mtu;
  1884. case QETH_CARD_TYPE_OSD:
  1885. switch (card->info.link_type) {
  1886. case QETH_LINK_TYPE_HSTR:
  1887. case QETH_LINK_TYPE_LANE_TR:
  1888. return 2000;
  1889. default:
  1890. return 1492;
  1891. }
  1892. case QETH_CARD_TYPE_OSM:
  1893. case QETH_CARD_TYPE_OSX:
  1894. return 1492;
  1895. default:
  1896. return 1500;
  1897. }
  1898. }
  1899. static inline int qeth_get_mtu_outof_framesize(int framesize)
  1900. {
  1901. switch (framesize) {
  1902. case 0x4000:
  1903. return 8192;
  1904. case 0x6000:
  1905. return 16384;
  1906. case 0xa000:
  1907. return 32768;
  1908. case 0xffff:
  1909. return 57344;
  1910. default:
  1911. return 0;
  1912. }
  1913. }
  1914. static inline int qeth_mtu_is_valid(struct qeth_card *card, int mtu)
  1915. {
  1916. switch (card->info.type) {
  1917. case QETH_CARD_TYPE_OSD:
  1918. case QETH_CARD_TYPE_OSM:
  1919. case QETH_CARD_TYPE_OSX:
  1920. case QETH_CARD_TYPE_IQD:
  1921. return ((mtu >= 576) &&
  1922. (mtu <= card->info.max_mtu));
  1923. case QETH_CARD_TYPE_OSN:
  1924. case QETH_CARD_TYPE_UNKNOWN:
  1925. default:
  1926. return 1;
  1927. }
  1928. }
  1929. static int qeth_ulp_enable_cb(struct qeth_card *card, struct qeth_reply *reply,
  1930. unsigned long data)
  1931. {
  1932. __u16 mtu, framesize;
  1933. __u16 len;
  1934. __u8 link_type;
  1935. struct qeth_cmd_buffer *iob;
  1936. QETH_DBF_TEXT(SETUP, 2, "ulpenacb");
  1937. iob = (struct qeth_cmd_buffer *) data;
  1938. memcpy(&card->token.ulp_filter_r,
  1939. QETH_ULP_ENABLE_RESP_FILTER_TOKEN(iob->data),
  1940. QETH_MPC_TOKEN_LENGTH);
  1941. if (card->info.type == QETH_CARD_TYPE_IQD) {
  1942. memcpy(&framesize, QETH_ULP_ENABLE_RESP_MAX_MTU(iob->data), 2);
  1943. mtu = qeth_get_mtu_outof_framesize(framesize);
  1944. if (!mtu) {
  1945. iob->rc = -EINVAL;
  1946. QETH_DBF_TEXT_(SETUP, 2, " rc%d", iob->rc);
  1947. return 0;
  1948. }
  1949. if (card->info.initial_mtu && (card->info.initial_mtu != mtu)) {
  1950. /* frame size has changed */
  1951. if (card->dev &&
  1952. ((card->dev->mtu == card->info.initial_mtu) ||
  1953. (card->dev->mtu > mtu)))
  1954. card->dev->mtu = mtu;
  1955. qeth_free_qdio_buffers(card);
  1956. }
  1957. card->info.initial_mtu = mtu;
  1958. card->info.max_mtu = mtu;
  1959. card->qdio.in_buf_size = mtu + 2 * PAGE_SIZE;
  1960. } else {
  1961. card->info.initial_mtu = qeth_get_initial_mtu_for_card(card);
  1962. card->info.max_mtu = *(__u16 *)QETH_ULP_ENABLE_RESP_MAX_MTU(
  1963. iob->data);
  1964. card->qdio.in_buf_size = QETH_IN_BUF_SIZE_DEFAULT;
  1965. }
  1966. memcpy(&len, QETH_ULP_ENABLE_RESP_DIFINFO_LEN(iob->data), 2);
  1967. if (len >= QETH_MPC_DIFINFO_LEN_INDICATES_LINK_TYPE) {
  1968. memcpy(&link_type,
  1969. QETH_ULP_ENABLE_RESP_LINK_TYPE(iob->data), 1);
  1970. card->info.link_type = link_type;
  1971. } else
  1972. card->info.link_type = 0;
  1973. QETH_DBF_TEXT_(SETUP, 2, "link%d", card->info.link_type);
  1974. QETH_DBF_TEXT_(SETUP, 2, " rc%d", iob->rc);
  1975. return 0;
  1976. }
  1977. static int qeth_ulp_enable(struct qeth_card *card)
  1978. {
  1979. int rc;
  1980. char prot_type;
  1981. struct qeth_cmd_buffer *iob;
  1982. /*FIXME: trace view callbacks*/
  1983. QETH_DBF_TEXT(SETUP, 2, "ulpenabl");
  1984. iob = qeth_wait_for_buffer(&card->write);
  1985. memcpy(iob->data, ULP_ENABLE, ULP_ENABLE_SIZE);
  1986. *(QETH_ULP_ENABLE_LINKNUM(iob->data)) =
  1987. (__u8) card->info.portno;
  1988. if (card->options.layer2)
  1989. if (card->info.type == QETH_CARD_TYPE_OSN)
  1990. prot_type = QETH_PROT_OSN2;
  1991. else
  1992. prot_type = QETH_PROT_LAYER2;
  1993. else
  1994. prot_type = QETH_PROT_TCPIP;
  1995. memcpy(QETH_ULP_ENABLE_PROT_TYPE(iob->data), &prot_type, 1);
  1996. memcpy(QETH_ULP_ENABLE_DEST_ADDR(iob->data),
  1997. &card->token.cm_connection_r, QETH_MPC_TOKEN_LENGTH);
  1998. memcpy(QETH_ULP_ENABLE_FILTER_TOKEN(iob->data),
  1999. &card->token.ulp_filter_w, QETH_MPC_TOKEN_LENGTH);
  2000. memcpy(QETH_ULP_ENABLE_PORTNAME_AND_LL(iob->data),
  2001. card->info.portname, 9);
  2002. rc = qeth_send_control_data(card, ULP_ENABLE_SIZE, iob,
  2003. qeth_ulp_enable_cb, NULL);
  2004. return rc;
  2005. }
  2006. static int qeth_ulp_setup_cb(struct qeth_card *card, struct qeth_reply *reply,
  2007. unsigned long data)
  2008. {
  2009. struct qeth_cmd_buffer *iob;
  2010. int rc = 0;
  2011. QETH_DBF_TEXT(SETUP, 2, "ulpstpcb");
  2012. iob = (struct qeth_cmd_buffer *) data;
  2013. memcpy(&card->token.ulp_connection_r,
  2014. QETH_ULP_SETUP_RESP_CONNECTION_TOKEN(iob->data),
  2015. QETH_MPC_TOKEN_LENGTH);
  2016. if (!strncmp("00S", QETH_ULP_SETUP_RESP_CONNECTION_TOKEN(iob->data),
  2017. 3)) {
  2018. QETH_DBF_TEXT(SETUP, 2, "olmlimit");
  2019. dev_err(&card->gdev->dev, "A connection could not be "
  2020. "established because of an OLM limit\n");
  2021. iob->rc = -EMLINK;
  2022. }
  2023. QETH_DBF_TEXT_(SETUP, 2, " rc%d", iob->rc);
  2024. return rc;
  2025. }
  2026. static int qeth_ulp_setup(struct qeth_card *card)
  2027. {
  2028. int rc;
  2029. __u16 temp;
  2030. struct qeth_cmd_buffer *iob;
  2031. struct ccw_dev_id dev_id;
  2032. QETH_DBF_TEXT(SETUP, 2, "ulpsetup");
  2033. iob = qeth_wait_for_buffer(&card->write);
  2034. memcpy(iob->data, ULP_SETUP, ULP_SETUP_SIZE);
  2035. memcpy(QETH_ULP_SETUP_DEST_ADDR(iob->data),
  2036. &card->token.cm_connection_r, QETH_MPC_TOKEN_LENGTH);
  2037. memcpy(QETH_ULP_SETUP_CONNECTION_TOKEN(iob->data),
  2038. &card->token.ulp_connection_w, QETH_MPC_TOKEN_LENGTH);
  2039. memcpy(QETH_ULP_SETUP_FILTER_TOKEN(iob->data),
  2040. &card->token.ulp_filter_r, QETH_MPC_TOKEN_LENGTH);
  2041. ccw_device_get_id(CARD_DDEV(card), &dev_id);
  2042. memcpy(QETH_ULP_SETUP_CUA(iob->data), &dev_id.devno, 2);
  2043. temp = (card->info.cula << 8) + card->info.unit_addr2;
  2044. memcpy(QETH_ULP_SETUP_REAL_DEVADDR(iob->data), &temp, 2);
  2045. rc = qeth_send_control_data(card, ULP_SETUP_SIZE, iob,
  2046. qeth_ulp_setup_cb, NULL);
  2047. return rc;
  2048. }
  2049. static int qeth_init_qdio_out_buf(struct qeth_qdio_out_q *q, int bidx)
  2050. {
  2051. int rc;
  2052. struct qeth_qdio_out_buffer *newbuf;
  2053. rc = 0;
  2054. newbuf = kmem_cache_zalloc(qeth_qdio_outbuf_cache, GFP_ATOMIC);
  2055. if (!newbuf) {
  2056. rc = -ENOMEM;
  2057. goto out;
  2058. }
  2059. newbuf->buffer = &q->qdio_bufs[bidx];
  2060. skb_queue_head_init(&newbuf->skb_list);
  2061. lockdep_set_class(&newbuf->skb_list.lock, &qdio_out_skb_queue_key);
  2062. newbuf->q = q;
  2063. newbuf->aob = NULL;
  2064. newbuf->next_pending = q->bufs[bidx];
  2065. atomic_set(&newbuf->state, QETH_QDIO_BUF_EMPTY);
  2066. q->bufs[bidx] = newbuf;
  2067. if (q->bufstates) {
  2068. q->bufstates[bidx].user = newbuf;
  2069. QETH_CARD_TEXT_(q->card, 2, "nbs%d", bidx);
  2070. QETH_CARD_TEXT_(q->card, 2, "%lx", (long) newbuf);
  2071. QETH_CARD_TEXT_(q->card, 2, "%lx",
  2072. (long) newbuf->next_pending);
  2073. }
  2074. out:
  2075. return rc;
  2076. }
  2077. static int qeth_alloc_qdio_buffers(struct qeth_card *card)
  2078. {
  2079. int i, j;
  2080. QETH_DBF_TEXT(SETUP, 2, "allcqdbf");
  2081. if (atomic_cmpxchg(&card->qdio.state, QETH_QDIO_UNINITIALIZED,
  2082. QETH_QDIO_ALLOCATED) != QETH_QDIO_UNINITIALIZED)
  2083. return 0;
  2084. card->qdio.in_q = kzalloc(sizeof(struct qeth_qdio_q),
  2085. GFP_KERNEL);
  2086. if (!card->qdio.in_q)
  2087. goto out_nomem;
  2088. QETH_DBF_TEXT(SETUP, 2, "inq");
  2089. QETH_DBF_HEX(SETUP, 2, &card->qdio.in_q, sizeof(void *));
  2090. memset(card->qdio.in_q, 0, sizeof(struct qeth_qdio_q));
  2091. /* give inbound qeth_qdio_buffers their qdio_buffers */
  2092. for (i = 0; i < QDIO_MAX_BUFFERS_PER_Q; ++i) {
  2093. card->qdio.in_q->bufs[i].buffer =
  2094. &card->qdio.in_q->qdio_bufs[i];
  2095. card->qdio.in_q->bufs[i].rx_skb = NULL;
  2096. }
  2097. /* inbound buffer pool */
  2098. if (qeth_alloc_buffer_pool(card))
  2099. goto out_freeinq;
  2100. /* outbound */
  2101. card->qdio.out_qs =
  2102. kzalloc(card->qdio.no_out_queues *
  2103. sizeof(struct qeth_qdio_out_q *), GFP_KERNEL);
  2104. if (!card->qdio.out_qs)
  2105. goto out_freepool;
  2106. for (i = 0; i < card->qdio.no_out_queues; ++i) {
  2107. card->qdio.out_qs[i] = kzalloc(sizeof(struct qeth_qdio_out_q),
  2108. GFP_KERNEL);
  2109. if (!card->qdio.out_qs[i])
  2110. goto out_freeoutq;
  2111. QETH_DBF_TEXT_(SETUP, 2, "outq %i", i);
  2112. QETH_DBF_HEX(SETUP, 2, &card->qdio.out_qs[i], sizeof(void *));
  2113. card->qdio.out_qs[i]->queue_no = i;
  2114. /* give outbound qeth_qdio_buffers their qdio_buffers */
  2115. for (j = 0; j < QDIO_MAX_BUFFERS_PER_Q; ++j) {
  2116. BUG_ON(card->qdio.out_qs[i]->bufs[j] != NULL);
  2117. if (qeth_init_qdio_out_buf(card->qdio.out_qs[i], j))
  2118. goto out_freeoutqbufs;
  2119. }
  2120. }
  2121. /* completion */
  2122. if (qeth_alloc_cq(card))
  2123. goto out_freeoutq;
  2124. return 0;
  2125. out_freeoutqbufs:
  2126. while (j > 0) {
  2127. --j;
  2128. kmem_cache_free(qeth_qdio_outbuf_cache,
  2129. card->qdio.out_qs[i]->bufs[j]);
  2130. card->qdio.out_qs[i]->bufs[j] = NULL;
  2131. }
  2132. out_freeoutq:
  2133. while (i > 0) {
  2134. kfree(card->qdio.out_qs[--i]);
  2135. qeth_clear_outq_buffers(card->qdio.out_qs[i], 1);
  2136. }
  2137. kfree(card->qdio.out_qs);
  2138. card->qdio.out_qs = NULL;
  2139. out_freepool:
  2140. qeth_free_buffer_pool(card);
  2141. out_freeinq:
  2142. kfree(card->qdio.in_q);
  2143. card->qdio.in_q = NULL;
  2144. out_nomem:
  2145. atomic_set(&card->qdio.state, QETH_QDIO_UNINITIALIZED);
  2146. return -ENOMEM;
  2147. }
  2148. static void qeth_create_qib_param_field(struct qeth_card *card,
  2149. char *param_field)
  2150. {
  2151. param_field[0] = _ascebc['P'];
  2152. param_field[1] = _ascebc['C'];
  2153. param_field[2] = _ascebc['I'];
  2154. param_field[3] = _ascebc['T'];
  2155. *((unsigned int *) (&param_field[4])) = QETH_PCI_THRESHOLD_A(card);
  2156. *((unsigned int *) (&param_field[8])) = QETH_PCI_THRESHOLD_B(card);
  2157. *((unsigned int *) (&param_field[12])) = QETH_PCI_TIMER_VALUE(card);
  2158. }
  2159. static void qeth_create_qib_param_field_blkt(struct qeth_card *card,
  2160. char *param_field)
  2161. {
  2162. param_field[16] = _ascebc['B'];
  2163. param_field[17] = _ascebc['L'];
  2164. param_field[18] = _ascebc['K'];
  2165. param_field[19] = _ascebc['T'];
  2166. *((unsigned int *) (&param_field[20])) = card->info.blkt.time_total;
  2167. *((unsigned int *) (&param_field[24])) = card->info.blkt.inter_packet;
  2168. *((unsigned int *) (&param_field[28])) =
  2169. card->info.blkt.inter_packet_jumbo;
  2170. }
  2171. static int qeth_qdio_activate(struct qeth_card *card)
  2172. {
  2173. QETH_DBF_TEXT(SETUP, 3, "qdioact");
  2174. return qdio_activate(CARD_DDEV(card));
  2175. }
  2176. static int qeth_dm_act(struct qeth_card *card)
  2177. {
  2178. int rc;
  2179. struct qeth_cmd_buffer *iob;
  2180. QETH_DBF_TEXT(SETUP, 2, "dmact");
  2181. iob = qeth_wait_for_buffer(&card->write);
  2182. memcpy(iob->data, DM_ACT, DM_ACT_SIZE);
  2183. memcpy(QETH_DM_ACT_DEST_ADDR(iob->data),
  2184. &card->token.cm_connection_r, QETH_MPC_TOKEN_LENGTH);
  2185. memcpy(QETH_DM_ACT_CONNECTION_TOKEN(iob->data),
  2186. &card->token.ulp_connection_r, QETH_MPC_TOKEN_LENGTH);
  2187. rc = qeth_send_control_data(card, DM_ACT_SIZE, iob, NULL, NULL);
  2188. return rc;
  2189. }
  2190. static int qeth_mpc_initialize(struct qeth_card *card)
  2191. {
  2192. int rc;
  2193. QETH_DBF_TEXT(SETUP, 2, "mpcinit");
  2194. rc = qeth_issue_next_read(card);
  2195. if (rc) {
  2196. QETH_DBF_TEXT_(SETUP, 2, "1err%d", rc);
  2197. return rc;
  2198. }
  2199. rc = qeth_cm_enable(card);
  2200. if (rc) {
  2201. QETH_DBF_TEXT_(SETUP, 2, "2err%d", rc);
  2202. goto out_qdio;
  2203. }
  2204. rc = qeth_cm_setup(card);
  2205. if (rc) {
  2206. QETH_DBF_TEXT_(SETUP, 2, "3err%d", rc);
  2207. goto out_qdio;
  2208. }
  2209. rc = qeth_ulp_enable(card);
  2210. if (rc) {
  2211. QETH_DBF_TEXT_(SETUP, 2, "4err%d", rc);
  2212. goto out_qdio;
  2213. }
  2214. rc = qeth_ulp_setup(card);
  2215. if (rc) {
  2216. QETH_DBF_TEXT_(SETUP, 2, "5err%d", rc);
  2217. goto out_qdio;
  2218. }
  2219. rc = qeth_alloc_qdio_buffers(card);
  2220. if (rc) {
  2221. QETH_DBF_TEXT_(SETUP, 2, "5err%d", rc);
  2222. goto out_qdio;
  2223. }
  2224. rc = qeth_qdio_establish(card);
  2225. if (rc) {
  2226. QETH_DBF_TEXT_(SETUP, 2, "6err%d", rc);
  2227. qeth_free_qdio_buffers(card);
  2228. goto out_qdio;
  2229. }
  2230. rc = qeth_qdio_activate(card);
  2231. if (rc) {
  2232. QETH_DBF_TEXT_(SETUP, 2, "7err%d", rc);
  2233. goto out_qdio;
  2234. }
  2235. rc = qeth_dm_act(card);
  2236. if (rc) {
  2237. QETH_DBF_TEXT_(SETUP, 2, "8err%d", rc);
  2238. goto out_qdio;
  2239. }
  2240. return 0;
  2241. out_qdio:
  2242. qeth_qdio_clear_card(card, card->info.type != QETH_CARD_TYPE_IQD);
  2243. return rc;
  2244. }
  2245. static void qeth_print_status_with_portname(struct qeth_card *card)
  2246. {
  2247. char dbf_text[15];
  2248. int i;
  2249. sprintf(dbf_text, "%s", card->info.portname + 1);
  2250. for (i = 0; i < 8; i++)
  2251. dbf_text[i] =
  2252. (char) _ebcasc[(__u8) dbf_text[i]];
  2253. dbf_text[8] = 0;
  2254. dev_info(&card->gdev->dev, "Device is a%s card%s%s%s\n"
  2255. "with link type %s (portname: %s)\n",
  2256. qeth_get_cardname(card),
  2257. (card->info.mcl_level[0]) ? " (level: " : "",
  2258. (card->info.mcl_level[0]) ? card->info.mcl_level : "",
  2259. (card->info.mcl_level[0]) ? ")" : "",
  2260. qeth_get_cardname_short(card),
  2261. dbf_text);
  2262. }
  2263. static void qeth_print_status_no_portname(struct qeth_card *card)
  2264. {
  2265. if (card->info.portname[0])
  2266. dev_info(&card->gdev->dev, "Device is a%s "
  2267. "card%s%s%s\nwith link type %s "
  2268. "(no portname needed by interface).\n",
  2269. qeth_get_cardname(card),
  2270. (card->info.mcl_level[0]) ? " (level: " : "",
  2271. (card->info.mcl_level[0]) ? card->info.mcl_level : "",
  2272. (card->info.mcl_level[0]) ? ")" : "",
  2273. qeth_get_cardname_short(card));
  2274. else
  2275. dev_info(&card->gdev->dev, "Device is a%s "
  2276. "card%s%s%s\nwith link type %s.\n",
  2277. qeth_get_cardname(card),
  2278. (card->info.mcl_level[0]) ? " (level: " : "",
  2279. (card->info.mcl_level[0]) ? card->info.mcl_level : "",
  2280. (card->info.mcl_level[0]) ? ")" : "",
  2281. qeth_get_cardname_short(card));
  2282. }
  2283. void qeth_print_status_message(struct qeth_card *card)
  2284. {
  2285. switch (card->info.type) {
  2286. case QETH_CARD_TYPE_OSD:
  2287. case QETH_CARD_TYPE_OSM:
  2288. case QETH_CARD_TYPE_OSX:
  2289. /* VM will use a non-zero first character
  2290. * to indicate a HiperSockets like reporting
  2291. * of the level OSA sets the first character to zero
  2292. * */
  2293. if (!card->info.mcl_level[0]) {
  2294. sprintf(card->info.mcl_level, "%02x%02x",
  2295. card->info.mcl_level[2],
  2296. card->info.mcl_level[3]);
  2297. card->info.mcl_level[QETH_MCL_LENGTH] = 0;
  2298. break;
  2299. }
  2300. /* fallthrough */
  2301. case QETH_CARD_TYPE_IQD:
  2302. if ((card->info.guestlan) ||
  2303. (card->info.mcl_level[0] & 0x80)) {
  2304. card->info.mcl_level[0] = (char) _ebcasc[(__u8)
  2305. card->info.mcl_level[0]];
  2306. card->info.mcl_level[1] = (char) _ebcasc[(__u8)
  2307. card->info.mcl_level[1]];
  2308. card->info.mcl_level[2] = (char) _ebcasc[(__u8)
  2309. card->info.mcl_level[2]];
  2310. card->info.mcl_level[3] = (char) _ebcasc[(__u8)
  2311. card->info.mcl_level[3]];
  2312. card->info.mcl_level[QETH_MCL_LENGTH] = 0;
  2313. }
  2314. break;
  2315. default:
  2316. memset(&card->info.mcl_level[0], 0, QETH_MCL_LENGTH + 1);
  2317. }
  2318. if (card->info.portname_required)
  2319. qeth_print_status_with_portname(card);
  2320. else
  2321. qeth_print_status_no_portname(card);
  2322. }
  2323. EXPORT_SYMBOL_GPL(qeth_print_status_message);
  2324. static void qeth_initialize_working_pool_list(struct qeth_card *card)
  2325. {
  2326. struct qeth_buffer_pool_entry *entry;
  2327. QETH_CARD_TEXT(card, 5, "inwrklst");
  2328. list_for_each_entry(entry,
  2329. &card->qdio.init_pool.entry_list, init_list) {
  2330. qeth_put_buffer_pool_entry(card, entry);
  2331. }
  2332. }
  2333. static inline struct qeth_buffer_pool_entry *qeth_find_free_buffer_pool_entry(
  2334. struct qeth_card *card)
  2335. {
  2336. struct list_head *plh;
  2337. struct qeth_buffer_pool_entry *entry;
  2338. int i, free;
  2339. struct page *page;
  2340. if (list_empty(&card->qdio.in_buf_pool.entry_list))
  2341. return NULL;
  2342. list_for_each(plh, &card->qdio.in_buf_pool.entry_list) {
  2343. entry = list_entry(plh, struct qeth_buffer_pool_entry, list);
  2344. free = 1;
  2345. for (i = 0; i < QETH_MAX_BUFFER_ELEMENTS(card); ++i) {
  2346. if (page_count(virt_to_page(entry->elements[i])) > 1) {
  2347. free = 0;
  2348. break;
  2349. }
  2350. }
  2351. if (free) {
  2352. list_del_init(&entry->list);
  2353. return entry;
  2354. }
  2355. }
  2356. /* no free buffer in pool so take first one and swap pages */
  2357. entry = list_entry(card->qdio.in_buf_pool.entry_list.next,
  2358. struct qeth_buffer_pool_entry, list);
  2359. for (i = 0; i < QETH_MAX_BUFFER_ELEMENTS(card); ++i) {
  2360. if (page_count(virt_to_page(entry->elements[i])) > 1) {
  2361. page = alloc_page(GFP_ATOMIC);
  2362. if (!page) {
  2363. return NULL;
  2364. } else {
  2365. free_page((unsigned long)entry->elements[i]);
  2366. entry->elements[i] = page_address(page);
  2367. if (card->options.performance_stats)
  2368. card->perf_stats.sg_alloc_page_rx++;
  2369. }
  2370. }
  2371. }
  2372. list_del_init(&entry->list);
  2373. return entry;
  2374. }
  2375. static int qeth_init_input_buffer(struct qeth_card *card,
  2376. struct qeth_qdio_buffer *buf)
  2377. {
  2378. struct qeth_buffer_pool_entry *pool_entry;
  2379. int i;
  2380. if ((card->options.cq == QETH_CQ_ENABLED) && (!buf->rx_skb)) {
  2381. buf->rx_skb = dev_alloc_skb(QETH_RX_PULL_LEN + ETH_HLEN);
  2382. if (!buf->rx_skb)
  2383. return 1;
  2384. }
  2385. pool_entry = qeth_find_free_buffer_pool_entry(card);
  2386. if (!pool_entry)
  2387. return 1;
  2388. /*
  2389. * since the buffer is accessed only from the input_tasklet
  2390. * there shouldn't be a need to synchronize; also, since we use
  2391. * the QETH_IN_BUF_REQUEUE_THRESHOLD we should never run out off
  2392. * buffers
  2393. */
  2394. buf->pool_entry = pool_entry;
  2395. for (i = 0; i < QETH_MAX_BUFFER_ELEMENTS(card); ++i) {
  2396. buf->buffer->element[i].length = PAGE_SIZE;
  2397. buf->buffer->element[i].addr = pool_entry->elements[i];
  2398. if (i == QETH_MAX_BUFFER_ELEMENTS(card) - 1)
  2399. buf->buffer->element[i].eflags = SBAL_EFLAGS_LAST_ENTRY;
  2400. else
  2401. buf->buffer->element[i].eflags = 0;
  2402. buf->buffer->element[i].sflags = 0;
  2403. }
  2404. return 0;
  2405. }
  2406. int qeth_init_qdio_queues(struct qeth_card *card)
  2407. {
  2408. int i, j;
  2409. int rc;
  2410. QETH_DBF_TEXT(SETUP, 2, "initqdqs");
  2411. /* inbound queue */
  2412. memset(card->qdio.in_q->qdio_bufs, 0,
  2413. QDIO_MAX_BUFFERS_PER_Q * sizeof(struct qdio_buffer));
  2414. qeth_initialize_working_pool_list(card);
  2415. /*give only as many buffers to hardware as we have buffer pool entries*/
  2416. for (i = 0; i < card->qdio.in_buf_pool.buf_count - 1; ++i)
  2417. qeth_init_input_buffer(card, &card->qdio.in_q->bufs[i]);
  2418. card->qdio.in_q->next_buf_to_init =
  2419. card->qdio.in_buf_pool.buf_count - 1;
  2420. rc = do_QDIO(CARD_DDEV(card), QDIO_FLAG_SYNC_INPUT, 0, 0,
  2421. card->qdio.in_buf_pool.buf_count - 1);
  2422. if (rc) {
  2423. QETH_DBF_TEXT_(SETUP, 2, "1err%d", rc);
  2424. return rc;
  2425. }
  2426. /* completion */
  2427. rc = qeth_cq_init(card);
  2428. if (rc) {
  2429. return rc;
  2430. }
  2431. /* outbound queue */
  2432. for (i = 0; i < card->qdio.no_out_queues; ++i) {
  2433. memset(card->qdio.out_qs[i]->qdio_bufs, 0,
  2434. QDIO_MAX_BUFFERS_PER_Q * sizeof(struct qdio_buffer));
  2435. for (j = 0; j < QDIO_MAX_BUFFERS_PER_Q; ++j) {
  2436. qeth_clear_output_buffer(card->qdio.out_qs[i],
  2437. card->qdio.out_qs[i]->bufs[j],
  2438. QETH_QDIO_BUF_EMPTY);
  2439. }
  2440. card->qdio.out_qs[i]->card = card;
  2441. card->qdio.out_qs[i]->next_buf_to_fill = 0;
  2442. card->qdio.out_qs[i]->do_pack = 0;
  2443. atomic_set(&card->qdio.out_qs[i]->used_buffers, 0);
  2444. atomic_set(&card->qdio.out_qs[i]->set_pci_flags_count, 0);
  2445. atomic_set(&card->qdio.out_qs[i]->state,
  2446. QETH_OUT_Q_UNLOCKED);
  2447. }
  2448. return 0;
  2449. }
  2450. EXPORT_SYMBOL_GPL(qeth_init_qdio_queues);
  2451. static inline __u8 qeth_get_ipa_adp_type(enum qeth_link_types link_type)
  2452. {
  2453. switch (link_type) {
  2454. case QETH_LINK_TYPE_HSTR:
  2455. return 2;
  2456. default:
  2457. return 1;
  2458. }
  2459. }
  2460. static void qeth_fill_ipacmd_header(struct qeth_card *card,
  2461. struct qeth_ipa_cmd *cmd, __u8 command,
  2462. enum qeth_prot_versions prot)
  2463. {
  2464. memset(cmd, 0, sizeof(struct qeth_ipa_cmd));
  2465. cmd->hdr.command = command;
  2466. cmd->hdr.initiator = IPA_CMD_INITIATOR_HOST;
  2467. cmd->hdr.seqno = card->seqno.ipa;
  2468. cmd->hdr.adapter_type = qeth_get_ipa_adp_type(card->info.link_type);
  2469. cmd->hdr.rel_adapter_no = (__u8) card->info.portno;
  2470. if (card->options.layer2)
  2471. cmd->hdr.prim_version_no = 2;
  2472. else
  2473. cmd->hdr.prim_version_no = 1;
  2474. cmd->hdr.param_count = 1;
  2475. cmd->hdr.prot_version = prot;
  2476. cmd->hdr.ipa_supported = 0;
  2477. cmd->hdr.ipa_enabled = 0;
  2478. }
  2479. struct qeth_cmd_buffer *qeth_get_ipacmd_buffer(struct qeth_card *card,
  2480. enum qeth_ipa_cmds ipacmd, enum qeth_prot_versions prot)
  2481. {
  2482. struct qeth_cmd_buffer *iob;
  2483. struct qeth_ipa_cmd *cmd;
  2484. iob = qeth_wait_for_buffer(&card->write);
  2485. cmd = (struct qeth_ipa_cmd *)(iob->data+IPA_PDU_HEADER_SIZE);
  2486. qeth_fill_ipacmd_header(card, cmd, ipacmd, prot);
  2487. return iob;
  2488. }
  2489. EXPORT_SYMBOL_GPL(qeth_get_ipacmd_buffer);
  2490. void qeth_prepare_ipa_cmd(struct qeth_card *card, struct qeth_cmd_buffer *iob,
  2491. char prot_type)
  2492. {
  2493. memcpy(iob->data, IPA_PDU_HEADER, IPA_PDU_HEADER_SIZE);
  2494. memcpy(QETH_IPA_CMD_PROT_TYPE(iob->data), &prot_type, 1);
  2495. memcpy(QETH_IPA_CMD_DEST_ADDR(iob->data),
  2496. &card->token.ulp_connection_r, QETH_MPC_TOKEN_LENGTH);
  2497. }
  2498. EXPORT_SYMBOL_GPL(qeth_prepare_ipa_cmd);
  2499. int qeth_send_ipa_cmd(struct qeth_card *card, struct qeth_cmd_buffer *iob,
  2500. int (*reply_cb)(struct qeth_card *, struct qeth_reply*,
  2501. unsigned long),
  2502. void *reply_param)
  2503. {
  2504. int rc;
  2505. char prot_type;
  2506. QETH_CARD_TEXT(card, 4, "sendipa");
  2507. if (card->options.layer2)
  2508. if (card->info.type == QETH_CARD_TYPE_OSN)
  2509. prot_type = QETH_PROT_OSN2;
  2510. else
  2511. prot_type = QETH_PROT_LAYER2;
  2512. else
  2513. prot_type = QETH_PROT_TCPIP;
  2514. qeth_prepare_ipa_cmd(card, iob, prot_type);
  2515. rc = qeth_send_control_data(card, IPA_CMD_LENGTH,
  2516. iob, reply_cb, reply_param);
  2517. if (rc == -ETIME) {
  2518. qeth_clear_ipacmd_list(card);
  2519. qeth_schedule_recovery(card);
  2520. }
  2521. return rc;
  2522. }
  2523. EXPORT_SYMBOL_GPL(qeth_send_ipa_cmd);
  2524. int qeth_send_startlan(struct qeth_card *card)
  2525. {
  2526. int rc;
  2527. struct qeth_cmd_buffer *iob;
  2528. QETH_DBF_TEXT(SETUP, 2, "strtlan");
  2529. iob = qeth_get_ipacmd_buffer(card, IPA_CMD_STARTLAN, 0);
  2530. rc = qeth_send_ipa_cmd(card, iob, NULL, NULL);
  2531. return rc;
  2532. }
  2533. EXPORT_SYMBOL_GPL(qeth_send_startlan);
  2534. int qeth_default_setadapterparms_cb(struct qeth_card *card,
  2535. struct qeth_reply *reply, unsigned long data)
  2536. {
  2537. struct qeth_ipa_cmd *cmd;
  2538. QETH_CARD_TEXT(card, 4, "defadpcb");
  2539. cmd = (struct qeth_ipa_cmd *) data;
  2540. if (cmd->hdr.return_code == 0)
  2541. cmd->hdr.return_code =
  2542. cmd->data.setadapterparms.hdr.return_code;
  2543. return 0;
  2544. }
  2545. EXPORT_SYMBOL_GPL(qeth_default_setadapterparms_cb);
  2546. static int qeth_query_setadapterparms_cb(struct qeth_card *card,
  2547. struct qeth_reply *reply, unsigned long data)
  2548. {
  2549. struct qeth_ipa_cmd *cmd;
  2550. QETH_CARD_TEXT(card, 3, "quyadpcb");
  2551. cmd = (struct qeth_ipa_cmd *) data;
  2552. if (cmd->data.setadapterparms.data.query_cmds_supp.lan_type & 0x7f) {
  2553. card->info.link_type =
  2554. cmd->data.setadapterparms.data.query_cmds_supp.lan_type;
  2555. QETH_DBF_TEXT_(SETUP, 2, "lnk %d", card->info.link_type);
  2556. }
  2557. card->options.adp.supported_funcs =
  2558. cmd->data.setadapterparms.data.query_cmds_supp.supported_cmds;
  2559. return qeth_default_setadapterparms_cb(card, reply, (unsigned long)cmd);
  2560. }
  2561. struct qeth_cmd_buffer *qeth_get_adapter_cmd(struct qeth_card *card,
  2562. __u32 command, __u32 cmdlen)
  2563. {
  2564. struct qeth_cmd_buffer *iob;
  2565. struct qeth_ipa_cmd *cmd;
  2566. iob = qeth_get_ipacmd_buffer(card, IPA_CMD_SETADAPTERPARMS,
  2567. QETH_PROT_IPV4);
  2568. cmd = (struct qeth_ipa_cmd *)(iob->data+IPA_PDU_HEADER_SIZE);
  2569. cmd->data.setadapterparms.hdr.cmdlength = cmdlen;
  2570. cmd->data.setadapterparms.hdr.command_code = command;
  2571. cmd->data.setadapterparms.hdr.used_total = 1;
  2572. cmd->data.setadapterparms.hdr.seq_no = 1;
  2573. return iob;
  2574. }
  2575. EXPORT_SYMBOL_GPL(qeth_get_adapter_cmd);
  2576. int qeth_query_setadapterparms(struct qeth_card *card)
  2577. {
  2578. int rc;
  2579. struct qeth_cmd_buffer *iob;
  2580. QETH_CARD_TEXT(card, 3, "queryadp");
  2581. iob = qeth_get_adapter_cmd(card, IPA_SETADP_QUERY_COMMANDS_SUPPORTED,
  2582. sizeof(struct qeth_ipacmd_setadpparms));
  2583. rc = qeth_send_ipa_cmd(card, iob, qeth_query_setadapterparms_cb, NULL);
  2584. return rc;
  2585. }
  2586. EXPORT_SYMBOL_GPL(qeth_query_setadapterparms);
  2587. static int qeth_query_ipassists_cb(struct qeth_card *card,
  2588. struct qeth_reply *reply, unsigned long data)
  2589. {
  2590. struct qeth_ipa_cmd *cmd;
  2591. QETH_DBF_TEXT(SETUP, 2, "qipasscb");
  2592. cmd = (struct qeth_ipa_cmd *) data;
  2593. if (cmd->hdr.prot_version == QETH_PROT_IPV4) {
  2594. card->options.ipa4.supported_funcs = cmd->hdr.ipa_supported;
  2595. card->options.ipa4.enabled_funcs = cmd->hdr.ipa_enabled;
  2596. } else {
  2597. card->options.ipa6.supported_funcs = cmd->hdr.ipa_supported;
  2598. card->options.ipa6.enabled_funcs = cmd->hdr.ipa_enabled;
  2599. }
  2600. QETH_DBF_TEXT(SETUP, 2, "suppenbl");
  2601. QETH_DBF_TEXT_(SETUP, 2, "%x", cmd->hdr.ipa_supported);
  2602. QETH_DBF_TEXT_(SETUP, 2, "%x", cmd->hdr.ipa_enabled);
  2603. return 0;
  2604. }
  2605. int qeth_query_ipassists(struct qeth_card *card, enum qeth_prot_versions prot)
  2606. {
  2607. int rc;
  2608. struct qeth_cmd_buffer *iob;
  2609. QETH_DBF_TEXT_(SETUP, 2, "qipassi%i", prot);
  2610. iob = qeth_get_ipacmd_buffer(card, IPA_CMD_QIPASSIST, prot);
  2611. rc = qeth_send_ipa_cmd(card, iob, qeth_query_ipassists_cb, NULL);
  2612. return rc;
  2613. }
  2614. EXPORT_SYMBOL_GPL(qeth_query_ipassists);
  2615. static int qeth_query_setdiagass_cb(struct qeth_card *card,
  2616. struct qeth_reply *reply, unsigned long data)
  2617. {
  2618. struct qeth_ipa_cmd *cmd;
  2619. __u16 rc;
  2620. cmd = (struct qeth_ipa_cmd *)data;
  2621. rc = cmd->hdr.return_code;
  2622. if (rc)
  2623. QETH_CARD_TEXT_(card, 2, "diagq:%x", rc);
  2624. else
  2625. card->info.diagass_support = cmd->data.diagass.ext;
  2626. return 0;
  2627. }
  2628. static int qeth_query_setdiagass(struct qeth_card *card)
  2629. {
  2630. struct qeth_cmd_buffer *iob;
  2631. struct qeth_ipa_cmd *cmd;
  2632. QETH_DBF_TEXT(SETUP, 2, "qdiagass");
  2633. iob = qeth_get_ipacmd_buffer(card, IPA_CMD_SET_DIAG_ASS, 0);
  2634. cmd = (struct qeth_ipa_cmd *)(iob->data+IPA_PDU_HEADER_SIZE);
  2635. cmd->data.diagass.subcmd_len = 16;
  2636. cmd->data.diagass.subcmd = QETH_DIAGS_CMD_QUERY;
  2637. return qeth_send_ipa_cmd(card, iob, qeth_query_setdiagass_cb, NULL);
  2638. }
  2639. static void qeth_get_trap_id(struct qeth_card *card, struct qeth_trap_id *tid)
  2640. {
  2641. unsigned long info = get_zeroed_page(GFP_KERNEL);
  2642. struct sysinfo_2_2_2 *info222 = (struct sysinfo_2_2_2 *)info;
  2643. struct sysinfo_3_2_2 *info322 = (struct sysinfo_3_2_2 *)info;
  2644. struct ccw_dev_id ccwid;
  2645. int level, rc;
  2646. tid->chpid = card->info.chpid;
  2647. ccw_device_get_id(CARD_RDEV(card), &ccwid);
  2648. tid->ssid = ccwid.ssid;
  2649. tid->devno = ccwid.devno;
  2650. if (!info)
  2651. return;
  2652. rc = stsi(NULL, 0, 0, 0);
  2653. if (rc == -ENOSYS)
  2654. level = rc;
  2655. else
  2656. level = (((unsigned int) rc) >> 28);
  2657. if ((level >= 2) && (stsi(info222, 2, 2, 2) != -ENOSYS))
  2658. tid->lparnr = info222->lpar_number;
  2659. if ((level >= 3) && (stsi(info322, 3, 2, 2) != -ENOSYS)) {
  2660. EBCASC(info322->vm[0].name, sizeof(info322->vm[0].name));
  2661. memcpy(tid->vmname, info322->vm[0].name, sizeof(tid->vmname));
  2662. }
  2663. free_page(info);
  2664. return;
  2665. }
  2666. static int qeth_hw_trap_cb(struct qeth_card *card,
  2667. struct qeth_reply *reply, unsigned long data)
  2668. {
  2669. struct qeth_ipa_cmd *cmd;
  2670. __u16 rc;
  2671. cmd = (struct qeth_ipa_cmd *)data;
  2672. rc = cmd->hdr.return_code;
  2673. if (rc)
  2674. QETH_CARD_TEXT_(card, 2, "trapc:%x", rc);
  2675. return 0;
  2676. }
  2677. int qeth_hw_trap(struct qeth_card *card, enum qeth_diags_trap_action action)
  2678. {
  2679. struct qeth_cmd_buffer *iob;
  2680. struct qeth_ipa_cmd *cmd;
  2681. QETH_DBF_TEXT(SETUP, 2, "diagtrap");
  2682. iob = qeth_get_ipacmd_buffer(card, IPA_CMD_SET_DIAG_ASS, 0);
  2683. cmd = (struct qeth_ipa_cmd *)(iob->data+IPA_PDU_HEADER_SIZE);
  2684. cmd->data.diagass.subcmd_len = 80;
  2685. cmd->data.diagass.subcmd = QETH_DIAGS_CMD_TRAP;
  2686. cmd->data.diagass.type = 1;
  2687. cmd->data.diagass.action = action;
  2688. switch (action) {
  2689. case QETH_DIAGS_TRAP_ARM:
  2690. cmd->data.diagass.options = 0x0003;
  2691. cmd->data.diagass.ext = 0x00010000 +
  2692. sizeof(struct qeth_trap_id);
  2693. qeth_get_trap_id(card,
  2694. (struct qeth_trap_id *)cmd->data.diagass.cdata);
  2695. break;
  2696. case QETH_DIAGS_TRAP_DISARM:
  2697. cmd->data.diagass.options = 0x0001;
  2698. break;
  2699. case QETH_DIAGS_TRAP_CAPTURE:
  2700. break;
  2701. }
  2702. return qeth_send_ipa_cmd(card, iob, qeth_hw_trap_cb, NULL);
  2703. }
  2704. EXPORT_SYMBOL_GPL(qeth_hw_trap);
  2705. int qeth_check_qdio_errors(struct qeth_card *card, struct qdio_buffer *buf,
  2706. unsigned int qdio_error, const char *dbftext)
  2707. {
  2708. if (qdio_error) {
  2709. QETH_CARD_TEXT(card, 2, dbftext);
  2710. QETH_CARD_TEXT_(card, 2, " F15=%02X",
  2711. buf->element[15].sflags);
  2712. QETH_CARD_TEXT_(card, 2, " F14=%02X",
  2713. buf->element[14].sflags);
  2714. QETH_CARD_TEXT_(card, 2, " qerr=%X", qdio_error);
  2715. if ((buf->element[15].sflags) == 0x12) {
  2716. card->stats.rx_dropped++;
  2717. return 0;
  2718. } else
  2719. return 1;
  2720. }
  2721. return 0;
  2722. }
  2723. EXPORT_SYMBOL_GPL(qeth_check_qdio_errors);
  2724. void qeth_buffer_reclaim_work(struct work_struct *work)
  2725. {
  2726. struct qeth_card *card = container_of(work, struct qeth_card,
  2727. buffer_reclaim_work.work);
  2728. QETH_CARD_TEXT_(card, 2, "brw:%x", card->reclaim_index);
  2729. qeth_queue_input_buffer(card, card->reclaim_index);
  2730. }
  2731. void qeth_queue_input_buffer(struct qeth_card *card, int index)
  2732. {
  2733. struct qeth_qdio_q *queue = card->qdio.in_q;
  2734. struct list_head *lh;
  2735. int count;
  2736. int i;
  2737. int rc;
  2738. int newcount = 0;
  2739. count = (index < queue->next_buf_to_init)?
  2740. card->qdio.in_buf_pool.buf_count -
  2741. (queue->next_buf_to_init - index) :
  2742. card->qdio.in_buf_pool.buf_count -
  2743. (queue->next_buf_to_init + QDIO_MAX_BUFFERS_PER_Q - index);
  2744. /* only requeue at a certain threshold to avoid SIGAs */
  2745. if (count >= QETH_IN_BUF_REQUEUE_THRESHOLD(card)) {
  2746. for (i = queue->next_buf_to_init;
  2747. i < queue->next_buf_to_init + count; ++i) {
  2748. if (qeth_init_input_buffer(card,
  2749. &queue->bufs[i % QDIO_MAX_BUFFERS_PER_Q])) {
  2750. break;
  2751. } else {
  2752. newcount++;
  2753. }
  2754. }
  2755. if (newcount < count) {
  2756. /* we are in memory shortage so we switch back to
  2757. traditional skb allocation and drop packages */
  2758. atomic_set(&card->force_alloc_skb, 3);
  2759. count = newcount;
  2760. } else {
  2761. atomic_add_unless(&card->force_alloc_skb, -1, 0);
  2762. }
  2763. if (!count) {
  2764. i = 0;
  2765. list_for_each(lh, &card->qdio.in_buf_pool.entry_list)
  2766. i++;
  2767. if (i == card->qdio.in_buf_pool.buf_count) {
  2768. QETH_CARD_TEXT(card, 2, "qsarbw");
  2769. card->reclaim_index = index;
  2770. schedule_delayed_work(
  2771. &card->buffer_reclaim_work,
  2772. QETH_RECLAIM_WORK_TIME);
  2773. }
  2774. return;
  2775. }
  2776. /*
  2777. * according to old code it should be avoided to requeue all
  2778. * 128 buffers in order to benefit from PCI avoidance.
  2779. * this function keeps at least one buffer (the buffer at
  2780. * 'index') un-requeued -> this buffer is the first buffer that
  2781. * will be requeued the next time
  2782. */
  2783. if (card->options.performance_stats) {
  2784. card->perf_stats.inbound_do_qdio_cnt++;
  2785. card->perf_stats.inbound_do_qdio_start_time =
  2786. qeth_get_micros();
  2787. }
  2788. rc = do_QDIO(CARD_DDEV(card), QDIO_FLAG_SYNC_INPUT, 0,
  2789. queue->next_buf_to_init, count);
  2790. if (card->options.performance_stats)
  2791. card->perf_stats.inbound_do_qdio_time +=
  2792. qeth_get_micros() -
  2793. card->perf_stats.inbound_do_qdio_start_time;
  2794. if (rc) {
  2795. QETH_CARD_TEXT(card, 2, "qinberr");
  2796. }
  2797. queue->next_buf_to_init = (queue->next_buf_to_init + count) %
  2798. QDIO_MAX_BUFFERS_PER_Q;
  2799. }
  2800. }
  2801. EXPORT_SYMBOL_GPL(qeth_queue_input_buffer);
  2802. static int qeth_handle_send_error(struct qeth_card *card,
  2803. struct qeth_qdio_out_buffer *buffer, unsigned int qdio_err)
  2804. {
  2805. int sbalf15 = buffer->buffer->element[15].sflags;
  2806. QETH_CARD_TEXT(card, 6, "hdsnderr");
  2807. if (card->info.type == QETH_CARD_TYPE_IQD) {
  2808. if (sbalf15 == 0) {
  2809. qdio_err = 0;
  2810. } else {
  2811. qdio_err = 1;
  2812. }
  2813. }
  2814. qeth_check_qdio_errors(card, buffer->buffer, qdio_err, "qouterr");
  2815. if (!qdio_err)
  2816. return QETH_SEND_ERROR_NONE;
  2817. if ((sbalf15 >= 15) && (sbalf15 <= 31))
  2818. return QETH_SEND_ERROR_RETRY;
  2819. QETH_CARD_TEXT(card, 1, "lnkfail");
  2820. QETH_CARD_TEXT_(card, 1, "%04x %02x",
  2821. (u16)qdio_err, (u8)sbalf15);
  2822. return QETH_SEND_ERROR_LINK_FAILURE;
  2823. }
  2824. /*
  2825. * Switched to packing state if the number of used buffers on a queue
  2826. * reaches a certain limit.
  2827. */
  2828. static void qeth_switch_to_packing_if_needed(struct qeth_qdio_out_q *queue)
  2829. {
  2830. if (!queue->do_pack) {
  2831. if (atomic_read(&queue->used_buffers)
  2832. >= QETH_HIGH_WATERMARK_PACK){
  2833. /* switch non-PACKING -> PACKING */
  2834. QETH_CARD_TEXT(queue->card, 6, "np->pack");
  2835. if (queue->card->options.performance_stats)
  2836. queue->card->perf_stats.sc_dp_p++;
  2837. queue->do_pack = 1;
  2838. }
  2839. }
  2840. }
  2841. /*
  2842. * Switches from packing to non-packing mode. If there is a packing
  2843. * buffer on the queue this buffer will be prepared to be flushed.
  2844. * In that case 1 is returned to inform the caller. If no buffer
  2845. * has to be flushed, zero is returned.
  2846. */
  2847. static int qeth_switch_to_nonpacking_if_needed(struct qeth_qdio_out_q *queue)
  2848. {
  2849. struct qeth_qdio_out_buffer *buffer;
  2850. int flush_count = 0;
  2851. if (queue->do_pack) {
  2852. if (atomic_read(&queue->used_buffers)
  2853. <= QETH_LOW_WATERMARK_PACK) {
  2854. /* switch PACKING -> non-PACKING */
  2855. QETH_CARD_TEXT(queue->card, 6, "pack->np");
  2856. if (queue->card->options.performance_stats)
  2857. queue->card->perf_stats.sc_p_dp++;
  2858. queue->do_pack = 0;
  2859. /* flush packing buffers */
  2860. buffer = queue->bufs[queue->next_buf_to_fill];
  2861. if ((atomic_read(&buffer->state) ==
  2862. QETH_QDIO_BUF_EMPTY) &&
  2863. (buffer->next_element_to_fill > 0)) {
  2864. atomic_set(&buffer->state,
  2865. QETH_QDIO_BUF_PRIMED);
  2866. flush_count++;
  2867. queue->next_buf_to_fill =
  2868. (queue->next_buf_to_fill + 1) %
  2869. QDIO_MAX_BUFFERS_PER_Q;
  2870. }
  2871. }
  2872. }
  2873. return flush_count;
  2874. }
  2875. /*
  2876. * Called to flush a packing buffer if no more pci flags are on the queue.
  2877. * Checks if there is a packing buffer and prepares it to be flushed.
  2878. * In that case returns 1, otherwise zero.
  2879. */
  2880. static int qeth_flush_buffers_on_no_pci(struct qeth_qdio_out_q *queue)
  2881. {
  2882. struct qeth_qdio_out_buffer *buffer;
  2883. buffer = queue->bufs[queue->next_buf_to_fill];
  2884. if ((atomic_read(&buffer->state) == QETH_QDIO_BUF_EMPTY) &&
  2885. (buffer->next_element_to_fill > 0)) {
  2886. /* it's a packing buffer */
  2887. atomic_set(&buffer->state, QETH_QDIO_BUF_PRIMED);
  2888. queue->next_buf_to_fill =
  2889. (queue->next_buf_to_fill + 1) % QDIO_MAX_BUFFERS_PER_Q;
  2890. return 1;
  2891. }
  2892. return 0;
  2893. }
  2894. static void qeth_flush_buffers(struct qeth_qdio_out_q *queue, int index,
  2895. int count)
  2896. {
  2897. struct qeth_qdio_out_buffer *buf;
  2898. int rc;
  2899. int i;
  2900. unsigned int qdio_flags;
  2901. for (i = index; i < index + count; ++i) {
  2902. int bidx = i % QDIO_MAX_BUFFERS_PER_Q;
  2903. buf = queue->bufs[bidx];
  2904. buf->buffer->element[buf->next_element_to_fill - 1].eflags |=
  2905. SBAL_EFLAGS_LAST_ENTRY;
  2906. if (queue->bufstates)
  2907. queue->bufstates[bidx].user = buf;
  2908. if (queue->card->info.type == QETH_CARD_TYPE_IQD)
  2909. continue;
  2910. if (!queue->do_pack) {
  2911. if ((atomic_read(&queue->used_buffers) >=
  2912. (QETH_HIGH_WATERMARK_PACK -
  2913. QETH_WATERMARK_PACK_FUZZ)) &&
  2914. !atomic_read(&queue->set_pci_flags_count)) {
  2915. /* it's likely that we'll go to packing
  2916. * mode soon */
  2917. atomic_inc(&queue->set_pci_flags_count);
  2918. buf->buffer->element[0].sflags |= SBAL_SFLAGS0_PCI_REQ;
  2919. }
  2920. } else {
  2921. if (!atomic_read(&queue->set_pci_flags_count)) {
  2922. /*
  2923. * there's no outstanding PCI any more, so we
  2924. * have to request a PCI to be sure the the PCI
  2925. * will wake at some time in the future then we
  2926. * can flush packed buffers that might still be
  2927. * hanging around, which can happen if no
  2928. * further send was requested by the stack
  2929. */
  2930. atomic_inc(&queue->set_pci_flags_count);
  2931. buf->buffer->element[0].sflags |= SBAL_SFLAGS0_PCI_REQ;
  2932. }
  2933. }
  2934. }
  2935. queue->card->dev->trans_start = jiffies;
  2936. if (queue->card->options.performance_stats) {
  2937. queue->card->perf_stats.outbound_do_qdio_cnt++;
  2938. queue->card->perf_stats.outbound_do_qdio_start_time =
  2939. qeth_get_micros();
  2940. }
  2941. qdio_flags = QDIO_FLAG_SYNC_OUTPUT;
  2942. if (atomic_read(&queue->set_pci_flags_count))
  2943. qdio_flags |= QDIO_FLAG_PCI_OUT;
  2944. rc = do_QDIO(CARD_DDEV(queue->card), qdio_flags,
  2945. queue->queue_no, index, count);
  2946. if (queue->card->options.performance_stats)
  2947. queue->card->perf_stats.outbound_do_qdio_time +=
  2948. qeth_get_micros() -
  2949. queue->card->perf_stats.outbound_do_qdio_start_time;
  2950. atomic_add(count, &queue->used_buffers);
  2951. if (rc) {
  2952. queue->card->stats.tx_errors += count;
  2953. /* ignore temporary SIGA errors without busy condition */
  2954. if (rc == QDIO_ERROR_SIGA_TARGET)
  2955. return;
  2956. QETH_CARD_TEXT(queue->card, 2, "flushbuf");
  2957. QETH_CARD_TEXT_(queue->card, 2, " q%d", queue->queue_no);
  2958. QETH_CARD_TEXT_(queue->card, 2, " idx%d", index);
  2959. QETH_CARD_TEXT_(queue->card, 2, " c%d", count);
  2960. QETH_CARD_TEXT_(queue->card, 2, " err%d", rc);
  2961. /* this must not happen under normal circumstances. if it
  2962. * happens something is really wrong -> recover */
  2963. qeth_schedule_recovery(queue->card);
  2964. return;
  2965. }
  2966. if (queue->card->options.performance_stats)
  2967. queue->card->perf_stats.bufs_sent += count;
  2968. }
  2969. static void qeth_check_outbound_queue(struct qeth_qdio_out_q *queue)
  2970. {
  2971. int index;
  2972. int flush_cnt = 0;
  2973. int q_was_packing = 0;
  2974. /*
  2975. * check if weed have to switch to non-packing mode or if
  2976. * we have to get a pci flag out on the queue
  2977. */
  2978. if ((atomic_read(&queue->used_buffers) <= QETH_LOW_WATERMARK_PACK) ||
  2979. !atomic_read(&queue->set_pci_flags_count)) {
  2980. if (atomic_xchg(&queue->state, QETH_OUT_Q_LOCKED_FLUSH) ==
  2981. QETH_OUT_Q_UNLOCKED) {
  2982. /*
  2983. * If we get in here, there was no action in
  2984. * do_send_packet. So, we check if there is a
  2985. * packing buffer to be flushed here.
  2986. */
  2987. netif_stop_queue(queue->card->dev);
  2988. index = queue->next_buf_to_fill;
  2989. q_was_packing = queue->do_pack;
  2990. /* queue->do_pack may change */
  2991. barrier();
  2992. flush_cnt += qeth_switch_to_nonpacking_if_needed(queue);
  2993. if (!flush_cnt &&
  2994. !atomic_read(&queue->set_pci_flags_count))
  2995. flush_cnt +=
  2996. qeth_flush_buffers_on_no_pci(queue);
  2997. if (queue->card->options.performance_stats &&
  2998. q_was_packing)
  2999. queue->card->perf_stats.bufs_sent_pack +=
  3000. flush_cnt;
  3001. if (flush_cnt)
  3002. qeth_flush_buffers(queue, index, flush_cnt);
  3003. atomic_set(&queue->state, QETH_OUT_Q_UNLOCKED);
  3004. }
  3005. }
  3006. }
  3007. void qeth_qdio_start_poll(struct ccw_device *ccwdev, int queue,
  3008. unsigned long card_ptr)
  3009. {
  3010. struct qeth_card *card = (struct qeth_card *)card_ptr;
  3011. if (card->dev && (card->dev->flags & IFF_UP))
  3012. napi_schedule(&card->napi);
  3013. }
  3014. EXPORT_SYMBOL_GPL(qeth_qdio_start_poll);
  3015. int qeth_configure_cq(struct qeth_card *card, enum qeth_cq cq)
  3016. {
  3017. int rc;
  3018. if (card->options.cq == QETH_CQ_NOTAVAILABLE) {
  3019. rc = -1;
  3020. goto out;
  3021. } else {
  3022. if (card->options.cq == cq) {
  3023. rc = 0;
  3024. goto out;
  3025. }
  3026. if (card->state != CARD_STATE_DOWN &&
  3027. card->state != CARD_STATE_RECOVER) {
  3028. rc = -1;
  3029. goto out;
  3030. }
  3031. qeth_free_qdio_buffers(card);
  3032. card->options.cq = cq;
  3033. rc = 0;
  3034. }
  3035. out:
  3036. return rc;
  3037. }
  3038. EXPORT_SYMBOL_GPL(qeth_configure_cq);
  3039. static void qeth_qdio_cq_handler(struct qeth_card *card,
  3040. unsigned int qdio_err,
  3041. unsigned int queue, int first_element, int count) {
  3042. struct qeth_qdio_q *cq = card->qdio.c_q;
  3043. int i;
  3044. int rc;
  3045. if (!qeth_is_cq(card, queue))
  3046. goto out;
  3047. QETH_CARD_TEXT_(card, 5, "qcqhe%d", first_element);
  3048. QETH_CARD_TEXT_(card, 5, "qcqhc%d", count);
  3049. QETH_CARD_TEXT_(card, 5, "qcqherr%d", qdio_err);
  3050. if (qdio_err) {
  3051. netif_stop_queue(card->dev);
  3052. qeth_schedule_recovery(card);
  3053. goto out;
  3054. }
  3055. if (card->options.performance_stats) {
  3056. card->perf_stats.cq_cnt++;
  3057. card->perf_stats.cq_start_time = qeth_get_micros();
  3058. }
  3059. for (i = first_element; i < first_element + count; ++i) {
  3060. int bidx = i % QDIO_MAX_BUFFERS_PER_Q;
  3061. struct qdio_buffer *buffer = &cq->qdio_bufs[bidx];
  3062. int e;
  3063. e = 0;
  3064. while (buffer->element[e].addr) {
  3065. unsigned long phys_aob_addr;
  3066. phys_aob_addr = (unsigned long) buffer->element[e].addr;
  3067. qeth_qdio_handle_aob(card, phys_aob_addr);
  3068. buffer->element[e].addr = NULL;
  3069. buffer->element[e].eflags = 0;
  3070. buffer->element[e].sflags = 0;
  3071. buffer->element[e].length = 0;
  3072. ++e;
  3073. }
  3074. buffer->element[15].eflags = 0;
  3075. buffer->element[15].sflags = 0;
  3076. }
  3077. rc = do_QDIO(CARD_DDEV(card), QDIO_FLAG_SYNC_INPUT, queue,
  3078. card->qdio.c_q->next_buf_to_init,
  3079. count);
  3080. if (rc) {
  3081. dev_warn(&card->gdev->dev,
  3082. "QDIO reported an error, rc=%i\n", rc);
  3083. QETH_CARD_TEXT(card, 2, "qcqherr");
  3084. }
  3085. card->qdio.c_q->next_buf_to_init = (card->qdio.c_q->next_buf_to_init
  3086. + count) % QDIO_MAX_BUFFERS_PER_Q;
  3087. netif_wake_queue(card->dev);
  3088. if (card->options.performance_stats) {
  3089. int delta_t = qeth_get_micros();
  3090. delta_t -= card->perf_stats.cq_start_time;
  3091. card->perf_stats.cq_time += delta_t;
  3092. }
  3093. out:
  3094. return;
  3095. }
  3096. void qeth_qdio_input_handler(struct ccw_device *ccwdev, unsigned int qdio_err,
  3097. unsigned int queue, int first_elem, int count,
  3098. unsigned long card_ptr)
  3099. {
  3100. struct qeth_card *card = (struct qeth_card *)card_ptr;
  3101. QETH_CARD_TEXT_(card, 2, "qihq%d", queue);
  3102. QETH_CARD_TEXT_(card, 2, "qiec%d", qdio_err);
  3103. if (qeth_is_cq(card, queue))
  3104. qeth_qdio_cq_handler(card, qdio_err, queue, first_elem, count);
  3105. else if (qdio_err)
  3106. qeth_schedule_recovery(card);
  3107. }
  3108. EXPORT_SYMBOL_GPL(qeth_qdio_input_handler);
  3109. void qeth_qdio_output_handler(struct ccw_device *ccwdev,
  3110. unsigned int qdio_error, int __queue, int first_element,
  3111. int count, unsigned long card_ptr)
  3112. {
  3113. struct qeth_card *card = (struct qeth_card *) card_ptr;
  3114. struct qeth_qdio_out_q *queue = card->qdio.out_qs[__queue];
  3115. struct qeth_qdio_out_buffer *buffer;
  3116. int i;
  3117. QETH_CARD_TEXT(card, 6, "qdouhdl");
  3118. if (qdio_error & QDIO_ERROR_ACTIVATE_CHECK_CONDITION) {
  3119. QETH_CARD_TEXT(card, 2, "achkcond");
  3120. netif_stop_queue(card->dev);
  3121. qeth_schedule_recovery(card);
  3122. return;
  3123. }
  3124. if (card->options.performance_stats) {
  3125. card->perf_stats.outbound_handler_cnt++;
  3126. card->perf_stats.outbound_handler_start_time =
  3127. qeth_get_micros();
  3128. }
  3129. for (i = first_element; i < (first_element + count); ++i) {
  3130. int bidx = i % QDIO_MAX_BUFFERS_PER_Q;
  3131. buffer = queue->bufs[bidx];
  3132. qeth_handle_send_error(card, buffer, qdio_error);
  3133. if (queue->bufstates &&
  3134. (queue->bufstates[bidx].flags &
  3135. QDIO_OUTBUF_STATE_FLAG_PENDING) != 0) {
  3136. BUG_ON(card->options.cq != QETH_CQ_ENABLED);
  3137. if (atomic_cmpxchg(&buffer->state,
  3138. QETH_QDIO_BUF_PRIMED,
  3139. QETH_QDIO_BUF_PENDING) ==
  3140. QETH_QDIO_BUF_PRIMED) {
  3141. qeth_notify_skbs(queue, buffer,
  3142. TX_NOTIFY_PENDING);
  3143. }
  3144. buffer->aob = queue->bufstates[bidx].aob;
  3145. QETH_CARD_TEXT_(queue->card, 5, "pel%d", bidx);
  3146. QETH_CARD_TEXT(queue->card, 5, "aob");
  3147. QETH_CARD_TEXT_(queue->card, 5, "%lx",
  3148. virt_to_phys(buffer->aob));
  3149. BUG_ON(bidx < 0 || bidx >= QDIO_MAX_BUFFERS_PER_Q);
  3150. if (qeth_init_qdio_out_buf(queue, bidx)) {
  3151. QETH_CARD_TEXT(card, 2, "outofbuf");
  3152. qeth_schedule_recovery(card);
  3153. }
  3154. } else {
  3155. if (card->options.cq == QETH_CQ_ENABLED) {
  3156. enum iucv_tx_notify n;
  3157. n = qeth_compute_cq_notification(
  3158. buffer->buffer->element[15].sflags, 0);
  3159. qeth_notify_skbs(queue, buffer, n);
  3160. }
  3161. qeth_clear_output_buffer(queue, buffer,
  3162. QETH_QDIO_BUF_EMPTY);
  3163. }
  3164. qeth_cleanup_handled_pending(queue, bidx, 0);
  3165. }
  3166. atomic_sub(count, &queue->used_buffers);
  3167. /* check if we need to do something on this outbound queue */
  3168. if (card->info.type != QETH_CARD_TYPE_IQD)
  3169. qeth_check_outbound_queue(queue);
  3170. netif_wake_queue(queue->card->dev);
  3171. if (card->options.performance_stats)
  3172. card->perf_stats.outbound_handler_time += qeth_get_micros() -
  3173. card->perf_stats.outbound_handler_start_time;
  3174. }
  3175. EXPORT_SYMBOL_GPL(qeth_qdio_output_handler);
  3176. int qeth_get_priority_queue(struct qeth_card *card, struct sk_buff *skb,
  3177. int ipv, int cast_type)
  3178. {
  3179. if (!ipv && (card->info.type == QETH_CARD_TYPE_OSD ||
  3180. card->info.type == QETH_CARD_TYPE_OSX))
  3181. return card->qdio.default_out_queue;
  3182. switch (card->qdio.no_out_queues) {
  3183. case 4:
  3184. if (cast_type && card->info.is_multicast_different)
  3185. return card->info.is_multicast_different &
  3186. (card->qdio.no_out_queues - 1);
  3187. if (card->qdio.do_prio_queueing && (ipv == 4)) {
  3188. const u8 tos = ip_hdr(skb)->tos;
  3189. if (card->qdio.do_prio_queueing ==
  3190. QETH_PRIO_Q_ING_TOS) {
  3191. if (tos & IP_TOS_NOTIMPORTANT)
  3192. return 3;
  3193. if (tos & IP_TOS_HIGHRELIABILITY)
  3194. return 2;
  3195. if (tos & IP_TOS_HIGHTHROUGHPUT)
  3196. return 1;
  3197. if (tos & IP_TOS_LOWDELAY)
  3198. return 0;
  3199. }
  3200. if (card->qdio.do_prio_queueing ==
  3201. QETH_PRIO_Q_ING_PREC)
  3202. return 3 - (tos >> 6);
  3203. } else if (card->qdio.do_prio_queueing && (ipv == 6)) {
  3204. /* TODO: IPv6!!! */
  3205. }
  3206. return card->qdio.default_out_queue;
  3207. case 1: /* fallthrough for single-out-queue 1920-device */
  3208. default:
  3209. return card->qdio.default_out_queue;
  3210. }
  3211. }
  3212. EXPORT_SYMBOL_GPL(qeth_get_priority_queue);
  3213. int qeth_get_elements_no(struct qeth_card *card, void *hdr,
  3214. struct sk_buff *skb, int elems)
  3215. {
  3216. int dlen = skb->len - skb->data_len;
  3217. int elements_needed = PFN_UP((unsigned long)skb->data + dlen - 1) -
  3218. PFN_DOWN((unsigned long)skb->data);
  3219. elements_needed += skb_shinfo(skb)->nr_frags;
  3220. if ((elements_needed + elems) > QETH_MAX_BUFFER_ELEMENTS(card)) {
  3221. QETH_DBF_MESSAGE(2, "Invalid size of IP packet "
  3222. "(Number=%d / Length=%d). Discarded.\n",
  3223. (elements_needed+elems), skb->len);
  3224. return 0;
  3225. }
  3226. return elements_needed;
  3227. }
  3228. EXPORT_SYMBOL_GPL(qeth_get_elements_no);
  3229. int qeth_hdr_chk_and_bounce(struct sk_buff *skb, int len)
  3230. {
  3231. int hroom, inpage, rest;
  3232. if (((unsigned long)skb->data & PAGE_MASK) !=
  3233. (((unsigned long)skb->data + len - 1) & PAGE_MASK)) {
  3234. hroom = skb_headroom(skb);
  3235. inpage = PAGE_SIZE - ((unsigned long) skb->data % PAGE_SIZE);
  3236. rest = len - inpage;
  3237. if (rest > hroom)
  3238. return 1;
  3239. memmove(skb->data - rest, skb->data, skb->len - skb->data_len);
  3240. skb->data -= rest;
  3241. QETH_DBF_MESSAGE(2, "skb bounce len: %d rest: %d\n", len, rest);
  3242. }
  3243. return 0;
  3244. }
  3245. EXPORT_SYMBOL_GPL(qeth_hdr_chk_and_bounce);
  3246. static inline void __qeth_fill_buffer(struct sk_buff *skb,
  3247. struct qdio_buffer *buffer, int is_tso, int *next_element_to_fill,
  3248. int offset)
  3249. {
  3250. int length = skb->len - skb->data_len;
  3251. int length_here;
  3252. int element;
  3253. char *data;
  3254. int first_lap, cnt;
  3255. struct skb_frag_struct *frag;
  3256. element = *next_element_to_fill;
  3257. data = skb->data;
  3258. first_lap = (is_tso == 0 ? 1 : 0);
  3259. if (offset >= 0) {
  3260. data = skb->data + offset;
  3261. length -= offset;
  3262. first_lap = 0;
  3263. }
  3264. while (length > 0) {
  3265. /* length_here is the remaining amount of data in this page */
  3266. length_here = PAGE_SIZE - ((unsigned long) data % PAGE_SIZE);
  3267. if (length < length_here)
  3268. length_here = length;
  3269. buffer->element[element].addr = data;
  3270. buffer->element[element].length = length_here;
  3271. length -= length_here;
  3272. if (!length) {
  3273. if (first_lap)
  3274. if (skb_shinfo(skb)->nr_frags)
  3275. buffer->element[element].eflags =
  3276. SBAL_EFLAGS_FIRST_FRAG;
  3277. else
  3278. buffer->element[element].eflags = 0;
  3279. else
  3280. buffer->element[element].eflags =
  3281. SBAL_EFLAGS_MIDDLE_FRAG;
  3282. } else {
  3283. if (first_lap)
  3284. buffer->element[element].eflags =
  3285. SBAL_EFLAGS_FIRST_FRAG;
  3286. else
  3287. buffer->element[element].eflags =
  3288. SBAL_EFLAGS_MIDDLE_FRAG;
  3289. }
  3290. data += length_here;
  3291. element++;
  3292. first_lap = 0;
  3293. }
  3294. for (cnt = 0; cnt < skb_shinfo(skb)->nr_frags; cnt++) {
  3295. frag = &skb_shinfo(skb)->frags[cnt];
  3296. buffer->element[element].addr = (char *)
  3297. page_to_phys(skb_frag_page(frag))
  3298. + frag->page_offset;
  3299. buffer->element[element].length = frag->size;
  3300. buffer->element[element].eflags = SBAL_EFLAGS_MIDDLE_FRAG;
  3301. element++;
  3302. }
  3303. if (buffer->element[element - 1].eflags)
  3304. buffer->element[element - 1].eflags = SBAL_EFLAGS_LAST_FRAG;
  3305. *next_element_to_fill = element;
  3306. }
  3307. static inline int qeth_fill_buffer(struct qeth_qdio_out_q *queue,
  3308. struct qeth_qdio_out_buffer *buf, struct sk_buff *skb,
  3309. struct qeth_hdr *hdr, int offset, int hd_len)
  3310. {
  3311. struct qdio_buffer *buffer;
  3312. int flush_cnt = 0, hdr_len, large_send = 0;
  3313. buffer = buf->buffer;
  3314. atomic_inc(&skb->users);
  3315. skb_queue_tail(&buf->skb_list, skb);
  3316. /*check first on TSO ....*/
  3317. if (hdr->hdr.l3.id == QETH_HEADER_TYPE_TSO) {
  3318. int element = buf->next_element_to_fill;
  3319. hdr_len = sizeof(struct qeth_hdr_tso) +
  3320. ((struct qeth_hdr_tso *)hdr)->ext.dg_hdr_len;
  3321. /*fill first buffer entry only with header information */
  3322. buffer->element[element].addr = skb->data;
  3323. buffer->element[element].length = hdr_len;
  3324. buffer->element[element].eflags = SBAL_EFLAGS_FIRST_FRAG;
  3325. buf->next_element_to_fill++;
  3326. skb->data += hdr_len;
  3327. skb->len -= hdr_len;
  3328. large_send = 1;
  3329. }
  3330. if (offset >= 0) {
  3331. int element = buf->next_element_to_fill;
  3332. buffer->element[element].addr = hdr;
  3333. buffer->element[element].length = sizeof(struct qeth_hdr) +
  3334. hd_len;
  3335. buffer->element[element].eflags = SBAL_EFLAGS_FIRST_FRAG;
  3336. buf->is_header[element] = 1;
  3337. buf->next_element_to_fill++;
  3338. }
  3339. __qeth_fill_buffer(skb, buffer, large_send,
  3340. (int *)&buf->next_element_to_fill, offset);
  3341. if (!queue->do_pack) {
  3342. QETH_CARD_TEXT(queue->card, 6, "fillbfnp");
  3343. /* set state to PRIMED -> will be flushed */
  3344. atomic_set(&buf->state, QETH_QDIO_BUF_PRIMED);
  3345. flush_cnt = 1;
  3346. } else {
  3347. QETH_CARD_TEXT(queue->card, 6, "fillbfpa");
  3348. if (queue->card->options.performance_stats)
  3349. queue->card->perf_stats.skbs_sent_pack++;
  3350. if (buf->next_element_to_fill >=
  3351. QETH_MAX_BUFFER_ELEMENTS(queue->card)) {
  3352. /*
  3353. * packed buffer if full -> set state PRIMED
  3354. * -> will be flushed
  3355. */
  3356. atomic_set(&buf->state, QETH_QDIO_BUF_PRIMED);
  3357. flush_cnt = 1;
  3358. }
  3359. }
  3360. return flush_cnt;
  3361. }
  3362. int qeth_do_send_packet_fast(struct qeth_card *card,
  3363. struct qeth_qdio_out_q *queue, struct sk_buff *skb,
  3364. struct qeth_hdr *hdr, int elements_needed,
  3365. int offset, int hd_len)
  3366. {
  3367. struct qeth_qdio_out_buffer *buffer;
  3368. int index;
  3369. /* spin until we get the queue ... */
  3370. while (atomic_cmpxchg(&queue->state, QETH_OUT_Q_UNLOCKED,
  3371. QETH_OUT_Q_LOCKED) != QETH_OUT_Q_UNLOCKED);
  3372. /* ... now we've got the queue */
  3373. index = queue->next_buf_to_fill;
  3374. buffer = queue->bufs[queue->next_buf_to_fill];
  3375. /*
  3376. * check if buffer is empty to make sure that we do not 'overtake'
  3377. * ourselves and try to fill a buffer that is already primed
  3378. */
  3379. if (atomic_read(&buffer->state) != QETH_QDIO_BUF_EMPTY)
  3380. goto out;
  3381. queue->next_buf_to_fill = (queue->next_buf_to_fill + 1) %
  3382. QDIO_MAX_BUFFERS_PER_Q;
  3383. atomic_set(&queue->state, QETH_OUT_Q_UNLOCKED);
  3384. qeth_fill_buffer(queue, buffer, skb, hdr, offset, hd_len);
  3385. qeth_flush_buffers(queue, index, 1);
  3386. return 0;
  3387. out:
  3388. atomic_set(&queue->state, QETH_OUT_Q_UNLOCKED);
  3389. return -EBUSY;
  3390. }
  3391. EXPORT_SYMBOL_GPL(qeth_do_send_packet_fast);
  3392. int qeth_do_send_packet(struct qeth_card *card, struct qeth_qdio_out_q *queue,
  3393. struct sk_buff *skb, struct qeth_hdr *hdr,
  3394. int elements_needed)
  3395. {
  3396. struct qeth_qdio_out_buffer *buffer;
  3397. int start_index;
  3398. int flush_count = 0;
  3399. int do_pack = 0;
  3400. int tmp;
  3401. int rc = 0;
  3402. /* spin until we get the queue ... */
  3403. while (atomic_cmpxchg(&queue->state, QETH_OUT_Q_UNLOCKED,
  3404. QETH_OUT_Q_LOCKED) != QETH_OUT_Q_UNLOCKED);
  3405. start_index = queue->next_buf_to_fill;
  3406. buffer = queue->bufs[queue->next_buf_to_fill];
  3407. /*
  3408. * check if buffer is empty to make sure that we do not 'overtake'
  3409. * ourselves and try to fill a buffer that is already primed
  3410. */
  3411. if (atomic_read(&buffer->state) != QETH_QDIO_BUF_EMPTY) {
  3412. atomic_set(&queue->state, QETH_OUT_Q_UNLOCKED);
  3413. return -EBUSY;
  3414. }
  3415. /* check if we need to switch packing state of this queue */
  3416. qeth_switch_to_packing_if_needed(queue);
  3417. if (queue->do_pack) {
  3418. do_pack = 1;
  3419. /* does packet fit in current buffer? */
  3420. if ((QETH_MAX_BUFFER_ELEMENTS(card) -
  3421. buffer->next_element_to_fill) < elements_needed) {
  3422. /* ... no -> set state PRIMED */
  3423. atomic_set(&buffer->state, QETH_QDIO_BUF_PRIMED);
  3424. flush_count++;
  3425. queue->next_buf_to_fill =
  3426. (queue->next_buf_to_fill + 1) %
  3427. QDIO_MAX_BUFFERS_PER_Q;
  3428. buffer = queue->bufs[queue->next_buf_to_fill];
  3429. /* we did a step forward, so check buffer state
  3430. * again */
  3431. if (atomic_read(&buffer->state) !=
  3432. QETH_QDIO_BUF_EMPTY) {
  3433. qeth_flush_buffers(queue, start_index,
  3434. flush_count);
  3435. atomic_set(&queue->state,
  3436. QETH_OUT_Q_UNLOCKED);
  3437. return -EBUSY;
  3438. }
  3439. }
  3440. }
  3441. tmp = qeth_fill_buffer(queue, buffer, skb, hdr, -1, 0);
  3442. queue->next_buf_to_fill = (queue->next_buf_to_fill + tmp) %
  3443. QDIO_MAX_BUFFERS_PER_Q;
  3444. flush_count += tmp;
  3445. if (flush_count)
  3446. qeth_flush_buffers(queue, start_index, flush_count);
  3447. else if (!atomic_read(&queue->set_pci_flags_count))
  3448. atomic_xchg(&queue->state, QETH_OUT_Q_LOCKED_FLUSH);
  3449. /*
  3450. * queue->state will go from LOCKED -> UNLOCKED or from
  3451. * LOCKED_FLUSH -> LOCKED if output_handler wanted to 'notify' us
  3452. * (switch packing state or flush buffer to get another pci flag out).
  3453. * In that case we will enter this loop
  3454. */
  3455. while (atomic_dec_return(&queue->state)) {
  3456. flush_count = 0;
  3457. start_index = queue->next_buf_to_fill;
  3458. /* check if we can go back to non-packing state */
  3459. flush_count += qeth_switch_to_nonpacking_if_needed(queue);
  3460. /*
  3461. * check if we need to flush a packing buffer to get a pci
  3462. * flag out on the queue
  3463. */
  3464. if (!flush_count && !atomic_read(&queue->set_pci_flags_count))
  3465. flush_count += qeth_flush_buffers_on_no_pci(queue);
  3466. if (flush_count)
  3467. qeth_flush_buffers(queue, start_index, flush_count);
  3468. }
  3469. /* at this point the queue is UNLOCKED again */
  3470. if (queue->card->options.performance_stats && do_pack)
  3471. queue->card->perf_stats.bufs_sent_pack += flush_count;
  3472. return rc;
  3473. }
  3474. EXPORT_SYMBOL_GPL(qeth_do_send_packet);
  3475. static int qeth_setadp_promisc_mode_cb(struct qeth_card *card,
  3476. struct qeth_reply *reply, unsigned long data)
  3477. {
  3478. struct qeth_ipa_cmd *cmd;
  3479. struct qeth_ipacmd_setadpparms *setparms;
  3480. QETH_CARD_TEXT(card, 4, "prmadpcb");
  3481. cmd = (struct qeth_ipa_cmd *) data;
  3482. setparms = &(cmd->data.setadapterparms);
  3483. qeth_default_setadapterparms_cb(card, reply, (unsigned long)cmd);
  3484. if (cmd->hdr.return_code) {
  3485. QETH_CARD_TEXT_(card, 4, "prmrc%2.2x", cmd->hdr.return_code);
  3486. setparms->data.mode = SET_PROMISC_MODE_OFF;
  3487. }
  3488. card->info.promisc_mode = setparms->data.mode;
  3489. return 0;
  3490. }
  3491. void qeth_setadp_promisc_mode(struct qeth_card *card)
  3492. {
  3493. enum qeth_ipa_promisc_modes mode;
  3494. struct net_device *dev = card->dev;
  3495. struct qeth_cmd_buffer *iob;
  3496. struct qeth_ipa_cmd *cmd;
  3497. QETH_CARD_TEXT(card, 4, "setprom");
  3498. if (((dev->flags & IFF_PROMISC) &&
  3499. (card->info.promisc_mode == SET_PROMISC_MODE_ON)) ||
  3500. (!(dev->flags & IFF_PROMISC) &&
  3501. (card->info.promisc_mode == SET_PROMISC_MODE_OFF)))
  3502. return;
  3503. mode = SET_PROMISC_MODE_OFF;
  3504. if (dev->flags & IFF_PROMISC)
  3505. mode = SET_PROMISC_MODE_ON;
  3506. QETH_CARD_TEXT_(card, 4, "mode:%x", mode);
  3507. iob = qeth_get_adapter_cmd(card, IPA_SETADP_SET_PROMISC_MODE,
  3508. sizeof(struct qeth_ipacmd_setadpparms));
  3509. cmd = (struct qeth_ipa_cmd *)(iob->data + IPA_PDU_HEADER_SIZE);
  3510. cmd->data.setadapterparms.data.mode = mode;
  3511. qeth_send_ipa_cmd(card, iob, qeth_setadp_promisc_mode_cb, NULL);
  3512. }
  3513. EXPORT_SYMBOL_GPL(qeth_setadp_promisc_mode);
  3514. int qeth_change_mtu(struct net_device *dev, int new_mtu)
  3515. {
  3516. struct qeth_card *card;
  3517. char dbf_text[15];
  3518. card = dev->ml_priv;
  3519. QETH_CARD_TEXT(card, 4, "chgmtu");
  3520. sprintf(dbf_text, "%8x", new_mtu);
  3521. QETH_CARD_TEXT(card, 4, dbf_text);
  3522. if (new_mtu < 64)
  3523. return -EINVAL;
  3524. if (new_mtu > 65535)
  3525. return -EINVAL;
  3526. if ((!qeth_is_supported(card, IPA_IP_FRAGMENTATION)) &&
  3527. (!qeth_mtu_is_valid(card, new_mtu)))
  3528. return -EINVAL;
  3529. dev->mtu = new_mtu;
  3530. return 0;
  3531. }
  3532. EXPORT_SYMBOL_GPL(qeth_change_mtu);
  3533. struct net_device_stats *qeth_get_stats(struct net_device *dev)
  3534. {
  3535. struct qeth_card *card;
  3536. card = dev->ml_priv;
  3537. QETH_CARD_TEXT(card, 5, "getstat");
  3538. return &card->stats;
  3539. }
  3540. EXPORT_SYMBOL_GPL(qeth_get_stats);
  3541. static int qeth_setadpparms_change_macaddr_cb(struct qeth_card *card,
  3542. struct qeth_reply *reply, unsigned long data)
  3543. {
  3544. struct qeth_ipa_cmd *cmd;
  3545. QETH_CARD_TEXT(card, 4, "chgmaccb");
  3546. cmd = (struct qeth_ipa_cmd *) data;
  3547. if (!card->options.layer2 ||
  3548. !(card->info.mac_bits & QETH_LAYER2_MAC_READ)) {
  3549. memcpy(card->dev->dev_addr,
  3550. &cmd->data.setadapterparms.data.change_addr.addr,
  3551. OSA_ADDR_LEN);
  3552. card->info.mac_bits |= QETH_LAYER2_MAC_READ;
  3553. }
  3554. qeth_default_setadapterparms_cb(card, reply, (unsigned long) cmd);
  3555. return 0;
  3556. }
  3557. int qeth_setadpparms_change_macaddr(struct qeth_card *card)
  3558. {
  3559. int rc;
  3560. struct qeth_cmd_buffer *iob;
  3561. struct qeth_ipa_cmd *cmd;
  3562. QETH_CARD_TEXT(card, 4, "chgmac");
  3563. iob = qeth_get_adapter_cmd(card, IPA_SETADP_ALTER_MAC_ADDRESS,
  3564. sizeof(struct qeth_ipacmd_setadpparms));
  3565. cmd = (struct qeth_ipa_cmd *)(iob->data+IPA_PDU_HEADER_SIZE);
  3566. cmd->data.setadapterparms.data.change_addr.cmd = CHANGE_ADDR_READ_MAC;
  3567. cmd->data.setadapterparms.data.change_addr.addr_size = OSA_ADDR_LEN;
  3568. memcpy(&cmd->data.setadapterparms.data.change_addr.addr,
  3569. card->dev->dev_addr, OSA_ADDR_LEN);
  3570. rc = qeth_send_ipa_cmd(card, iob, qeth_setadpparms_change_macaddr_cb,
  3571. NULL);
  3572. return rc;
  3573. }
  3574. EXPORT_SYMBOL_GPL(qeth_setadpparms_change_macaddr);
  3575. static int qeth_setadpparms_set_access_ctrl_cb(struct qeth_card *card,
  3576. struct qeth_reply *reply, unsigned long data)
  3577. {
  3578. struct qeth_ipa_cmd *cmd;
  3579. struct qeth_set_access_ctrl *access_ctrl_req;
  3580. QETH_CARD_TEXT(card, 4, "setaccb");
  3581. cmd = (struct qeth_ipa_cmd *) data;
  3582. access_ctrl_req = &cmd->data.setadapterparms.data.set_access_ctrl;
  3583. QETH_DBF_TEXT_(SETUP, 2, "setaccb");
  3584. QETH_DBF_TEXT_(SETUP, 2, "%s", card->gdev->dev.kobj.name);
  3585. QETH_DBF_TEXT_(SETUP, 2, "rc=%d",
  3586. cmd->data.setadapterparms.hdr.return_code);
  3587. switch (cmd->data.setadapterparms.hdr.return_code) {
  3588. case SET_ACCESS_CTRL_RC_SUCCESS:
  3589. case SET_ACCESS_CTRL_RC_ALREADY_NOT_ISOLATED:
  3590. case SET_ACCESS_CTRL_RC_ALREADY_ISOLATED:
  3591. {
  3592. card->options.isolation = access_ctrl_req->subcmd_code;
  3593. if (card->options.isolation == ISOLATION_MODE_NONE) {
  3594. dev_info(&card->gdev->dev,
  3595. "QDIO data connection isolation is deactivated\n");
  3596. } else {
  3597. dev_info(&card->gdev->dev,
  3598. "QDIO data connection isolation is activated\n");
  3599. }
  3600. QETH_DBF_MESSAGE(3, "OK:SET_ACCESS_CTRL(%s, %d)==%d\n",
  3601. card->gdev->dev.kobj.name,
  3602. access_ctrl_req->subcmd_code,
  3603. cmd->data.setadapterparms.hdr.return_code);
  3604. break;
  3605. }
  3606. case SET_ACCESS_CTRL_RC_NOT_SUPPORTED:
  3607. {
  3608. QETH_DBF_MESSAGE(3, "ERR:SET_ACCESS_CTRL(%s,%d)==%d\n",
  3609. card->gdev->dev.kobj.name,
  3610. access_ctrl_req->subcmd_code,
  3611. cmd->data.setadapterparms.hdr.return_code);
  3612. dev_err(&card->gdev->dev, "Adapter does not "
  3613. "support QDIO data connection isolation\n");
  3614. /* ensure isolation mode is "none" */
  3615. card->options.isolation = ISOLATION_MODE_NONE;
  3616. break;
  3617. }
  3618. case SET_ACCESS_CTRL_RC_NONE_SHARED_ADAPTER:
  3619. {
  3620. QETH_DBF_MESSAGE(3, "ERR:SET_ACCESS_MODE(%s,%d)==%d\n",
  3621. card->gdev->dev.kobj.name,
  3622. access_ctrl_req->subcmd_code,
  3623. cmd->data.setadapterparms.hdr.return_code);
  3624. dev_err(&card->gdev->dev,
  3625. "Adapter is dedicated. "
  3626. "QDIO data connection isolation not supported\n");
  3627. /* ensure isolation mode is "none" */
  3628. card->options.isolation = ISOLATION_MODE_NONE;
  3629. break;
  3630. }
  3631. case SET_ACCESS_CTRL_RC_ACTIVE_CHECKSUM_OFF:
  3632. {
  3633. QETH_DBF_MESSAGE(3, "ERR:SET_ACCESS_MODE(%s,%d)==%d\n",
  3634. card->gdev->dev.kobj.name,
  3635. access_ctrl_req->subcmd_code,
  3636. cmd->data.setadapterparms.hdr.return_code);
  3637. dev_err(&card->gdev->dev,
  3638. "TSO does not permit QDIO data connection isolation\n");
  3639. /* ensure isolation mode is "none" */
  3640. card->options.isolation = ISOLATION_MODE_NONE;
  3641. break;
  3642. }
  3643. default:
  3644. {
  3645. /* this should never happen */
  3646. QETH_DBF_MESSAGE(3, "ERR:SET_ACCESS_MODE(%s,%d)==%d"
  3647. "==UNKNOWN\n",
  3648. card->gdev->dev.kobj.name,
  3649. access_ctrl_req->subcmd_code,
  3650. cmd->data.setadapterparms.hdr.return_code);
  3651. /* ensure isolation mode is "none" */
  3652. card->options.isolation = ISOLATION_MODE_NONE;
  3653. break;
  3654. }
  3655. }
  3656. qeth_default_setadapterparms_cb(card, reply, (unsigned long) cmd);
  3657. return 0;
  3658. }
  3659. static int qeth_setadpparms_set_access_ctrl(struct qeth_card *card,
  3660. enum qeth_ipa_isolation_modes isolation)
  3661. {
  3662. int rc;
  3663. struct qeth_cmd_buffer *iob;
  3664. struct qeth_ipa_cmd *cmd;
  3665. struct qeth_set_access_ctrl *access_ctrl_req;
  3666. QETH_CARD_TEXT(card, 4, "setacctl");
  3667. QETH_DBF_TEXT_(SETUP, 2, "setacctl");
  3668. QETH_DBF_TEXT_(SETUP, 2, "%s", card->gdev->dev.kobj.name);
  3669. iob = qeth_get_adapter_cmd(card, IPA_SETADP_SET_ACCESS_CONTROL,
  3670. sizeof(struct qeth_ipacmd_setadpparms_hdr) +
  3671. sizeof(struct qeth_set_access_ctrl));
  3672. cmd = (struct qeth_ipa_cmd *)(iob->data+IPA_PDU_HEADER_SIZE);
  3673. access_ctrl_req = &cmd->data.setadapterparms.data.set_access_ctrl;
  3674. access_ctrl_req->subcmd_code = isolation;
  3675. rc = qeth_send_ipa_cmd(card, iob, qeth_setadpparms_set_access_ctrl_cb,
  3676. NULL);
  3677. QETH_DBF_TEXT_(SETUP, 2, "rc=%d", rc);
  3678. return rc;
  3679. }
  3680. int qeth_set_access_ctrl_online(struct qeth_card *card)
  3681. {
  3682. int rc = 0;
  3683. QETH_CARD_TEXT(card, 4, "setactlo");
  3684. if ((card->info.type == QETH_CARD_TYPE_OSD ||
  3685. card->info.type == QETH_CARD_TYPE_OSX) &&
  3686. qeth_adp_supported(card, IPA_SETADP_SET_ACCESS_CONTROL)) {
  3687. rc = qeth_setadpparms_set_access_ctrl(card,
  3688. card->options.isolation);
  3689. if (rc) {
  3690. QETH_DBF_MESSAGE(3,
  3691. "IPA(SET_ACCESS_CTRL,%s,%d) sent failed\n",
  3692. card->gdev->dev.kobj.name,
  3693. rc);
  3694. }
  3695. } else if (card->options.isolation != ISOLATION_MODE_NONE) {
  3696. card->options.isolation = ISOLATION_MODE_NONE;
  3697. dev_err(&card->gdev->dev, "Adapter does not "
  3698. "support QDIO data connection isolation\n");
  3699. rc = -EOPNOTSUPP;
  3700. }
  3701. return rc;
  3702. }
  3703. EXPORT_SYMBOL_GPL(qeth_set_access_ctrl_online);
  3704. void qeth_tx_timeout(struct net_device *dev)
  3705. {
  3706. struct qeth_card *card;
  3707. card = dev->ml_priv;
  3708. QETH_CARD_TEXT(card, 4, "txtimeo");
  3709. card->stats.tx_errors++;
  3710. qeth_schedule_recovery(card);
  3711. }
  3712. EXPORT_SYMBOL_GPL(qeth_tx_timeout);
  3713. int qeth_mdio_read(struct net_device *dev, int phy_id, int regnum)
  3714. {
  3715. struct qeth_card *card = dev->ml_priv;
  3716. int rc = 0;
  3717. switch (regnum) {
  3718. case MII_BMCR: /* Basic mode control register */
  3719. rc = BMCR_FULLDPLX;
  3720. if ((card->info.link_type != QETH_LINK_TYPE_GBIT_ETH) &&
  3721. (card->info.link_type != QETH_LINK_TYPE_OSN) &&
  3722. (card->info.link_type != QETH_LINK_TYPE_10GBIT_ETH))
  3723. rc |= BMCR_SPEED100;
  3724. break;
  3725. case MII_BMSR: /* Basic mode status register */
  3726. rc = BMSR_ERCAP | BMSR_ANEGCOMPLETE | BMSR_LSTATUS |
  3727. BMSR_10HALF | BMSR_10FULL | BMSR_100HALF | BMSR_100FULL |
  3728. BMSR_100BASE4;
  3729. break;
  3730. case MII_PHYSID1: /* PHYS ID 1 */
  3731. rc = (dev->dev_addr[0] << 16) | (dev->dev_addr[1] << 8) |
  3732. dev->dev_addr[2];
  3733. rc = (rc >> 5) & 0xFFFF;
  3734. break;
  3735. case MII_PHYSID2: /* PHYS ID 2 */
  3736. rc = (dev->dev_addr[2] << 10) & 0xFFFF;
  3737. break;
  3738. case MII_ADVERTISE: /* Advertisement control reg */
  3739. rc = ADVERTISE_ALL;
  3740. break;
  3741. case MII_LPA: /* Link partner ability reg */
  3742. rc = LPA_10HALF | LPA_10FULL | LPA_100HALF | LPA_100FULL |
  3743. LPA_100BASE4 | LPA_LPACK;
  3744. break;
  3745. case MII_EXPANSION: /* Expansion register */
  3746. break;
  3747. case MII_DCOUNTER: /* disconnect counter */
  3748. break;
  3749. case MII_FCSCOUNTER: /* false carrier counter */
  3750. break;
  3751. case MII_NWAYTEST: /* N-way auto-neg test register */
  3752. break;
  3753. case MII_RERRCOUNTER: /* rx error counter */
  3754. rc = card->stats.rx_errors;
  3755. break;
  3756. case MII_SREVISION: /* silicon revision */
  3757. break;
  3758. case MII_RESV1: /* reserved 1 */
  3759. break;
  3760. case MII_LBRERROR: /* loopback, rx, bypass error */
  3761. break;
  3762. case MII_PHYADDR: /* physical address */
  3763. break;
  3764. case MII_RESV2: /* reserved 2 */
  3765. break;
  3766. case MII_TPISTATUS: /* TPI status for 10mbps */
  3767. break;
  3768. case MII_NCONFIG: /* network interface config */
  3769. break;
  3770. default:
  3771. break;
  3772. }
  3773. return rc;
  3774. }
  3775. EXPORT_SYMBOL_GPL(qeth_mdio_read);
  3776. static int qeth_send_ipa_snmp_cmd(struct qeth_card *card,
  3777. struct qeth_cmd_buffer *iob, int len,
  3778. int (*reply_cb)(struct qeth_card *, struct qeth_reply *,
  3779. unsigned long),
  3780. void *reply_param)
  3781. {
  3782. u16 s1, s2;
  3783. QETH_CARD_TEXT(card, 4, "sendsnmp");
  3784. memcpy(iob->data, IPA_PDU_HEADER, IPA_PDU_HEADER_SIZE);
  3785. memcpy(QETH_IPA_CMD_DEST_ADDR(iob->data),
  3786. &card->token.ulp_connection_r, QETH_MPC_TOKEN_LENGTH);
  3787. /* adjust PDU length fields in IPA_PDU_HEADER */
  3788. s1 = (u32) IPA_PDU_HEADER_SIZE + len;
  3789. s2 = (u32) len;
  3790. memcpy(QETH_IPA_PDU_LEN_TOTAL(iob->data), &s1, 2);
  3791. memcpy(QETH_IPA_PDU_LEN_PDU1(iob->data), &s2, 2);
  3792. memcpy(QETH_IPA_PDU_LEN_PDU2(iob->data), &s2, 2);
  3793. memcpy(QETH_IPA_PDU_LEN_PDU3(iob->data), &s2, 2);
  3794. return qeth_send_control_data(card, IPA_PDU_HEADER_SIZE + len, iob,
  3795. reply_cb, reply_param);
  3796. }
  3797. static int qeth_snmp_command_cb(struct qeth_card *card,
  3798. struct qeth_reply *reply, unsigned long sdata)
  3799. {
  3800. struct qeth_ipa_cmd *cmd;
  3801. struct qeth_arp_query_info *qinfo;
  3802. struct qeth_snmp_cmd *snmp;
  3803. unsigned char *data;
  3804. __u16 data_len;
  3805. QETH_CARD_TEXT(card, 3, "snpcmdcb");
  3806. cmd = (struct qeth_ipa_cmd *) sdata;
  3807. data = (unsigned char *)((char *)cmd - reply->offset);
  3808. qinfo = (struct qeth_arp_query_info *) reply->param;
  3809. snmp = &cmd->data.setadapterparms.data.snmp;
  3810. if (cmd->hdr.return_code) {
  3811. QETH_CARD_TEXT_(card, 4, "scer1%i", cmd->hdr.return_code);
  3812. return 0;
  3813. }
  3814. if (cmd->data.setadapterparms.hdr.return_code) {
  3815. cmd->hdr.return_code =
  3816. cmd->data.setadapterparms.hdr.return_code;
  3817. QETH_CARD_TEXT_(card, 4, "scer2%i", cmd->hdr.return_code);
  3818. return 0;
  3819. }
  3820. data_len = *((__u16 *)QETH_IPA_PDU_LEN_PDU1(data));
  3821. if (cmd->data.setadapterparms.hdr.seq_no == 1)
  3822. data_len -= (__u16)((char *)&snmp->data - (char *)cmd);
  3823. else
  3824. data_len -= (__u16)((char *)&snmp->request - (char *)cmd);
  3825. /* check if there is enough room in userspace */
  3826. if ((qinfo->udata_len - qinfo->udata_offset) < data_len) {
  3827. QETH_CARD_TEXT_(card, 4, "scer3%i", -ENOMEM);
  3828. cmd->hdr.return_code = -ENOMEM;
  3829. return 0;
  3830. }
  3831. QETH_CARD_TEXT_(card, 4, "snore%i",
  3832. cmd->data.setadapterparms.hdr.used_total);
  3833. QETH_CARD_TEXT_(card, 4, "sseqn%i",
  3834. cmd->data.setadapterparms.hdr.seq_no);
  3835. /*copy entries to user buffer*/
  3836. if (cmd->data.setadapterparms.hdr.seq_no == 1) {
  3837. memcpy(qinfo->udata + qinfo->udata_offset,
  3838. (char *)snmp,
  3839. data_len + offsetof(struct qeth_snmp_cmd, data));
  3840. qinfo->udata_offset += offsetof(struct qeth_snmp_cmd, data);
  3841. } else {
  3842. memcpy(qinfo->udata + qinfo->udata_offset,
  3843. (char *)&snmp->request, data_len);
  3844. }
  3845. qinfo->udata_offset += data_len;
  3846. /* check if all replies received ... */
  3847. QETH_CARD_TEXT_(card, 4, "srtot%i",
  3848. cmd->data.setadapterparms.hdr.used_total);
  3849. QETH_CARD_TEXT_(card, 4, "srseq%i",
  3850. cmd->data.setadapterparms.hdr.seq_no);
  3851. if (cmd->data.setadapterparms.hdr.seq_no <
  3852. cmd->data.setadapterparms.hdr.used_total)
  3853. return 1;
  3854. return 0;
  3855. }
  3856. int qeth_snmp_command(struct qeth_card *card, char __user *udata)
  3857. {
  3858. struct qeth_cmd_buffer *iob;
  3859. struct qeth_ipa_cmd *cmd;
  3860. struct qeth_snmp_ureq *ureq;
  3861. int req_len;
  3862. struct qeth_arp_query_info qinfo = {0, };
  3863. int rc = 0;
  3864. QETH_CARD_TEXT(card, 3, "snmpcmd");
  3865. if (card->info.guestlan)
  3866. return -EOPNOTSUPP;
  3867. if ((!qeth_adp_supported(card, IPA_SETADP_SET_SNMP_CONTROL)) &&
  3868. (!card->options.layer2)) {
  3869. return -EOPNOTSUPP;
  3870. }
  3871. /* skip 4 bytes (data_len struct member) to get req_len */
  3872. if (copy_from_user(&req_len, udata + sizeof(int), sizeof(int)))
  3873. return -EFAULT;
  3874. ureq = memdup_user(udata, req_len + sizeof(struct qeth_snmp_ureq_hdr));
  3875. if (IS_ERR(ureq)) {
  3876. QETH_CARD_TEXT(card, 2, "snmpnome");
  3877. return PTR_ERR(ureq);
  3878. }
  3879. qinfo.udata_len = ureq->hdr.data_len;
  3880. qinfo.udata = kzalloc(qinfo.udata_len, GFP_KERNEL);
  3881. if (!qinfo.udata) {
  3882. kfree(ureq);
  3883. return -ENOMEM;
  3884. }
  3885. qinfo.udata_offset = sizeof(struct qeth_snmp_ureq_hdr);
  3886. iob = qeth_get_adapter_cmd(card, IPA_SETADP_SET_SNMP_CONTROL,
  3887. QETH_SNMP_SETADP_CMDLENGTH + req_len);
  3888. cmd = (struct qeth_ipa_cmd *)(iob->data+IPA_PDU_HEADER_SIZE);
  3889. memcpy(&cmd->data.setadapterparms.data.snmp, &ureq->cmd, req_len);
  3890. rc = qeth_send_ipa_snmp_cmd(card, iob, QETH_SETADP_BASE_LEN + req_len,
  3891. qeth_snmp_command_cb, (void *)&qinfo);
  3892. if (rc)
  3893. QETH_DBF_MESSAGE(2, "SNMP command failed on %s: (0x%x)\n",
  3894. QETH_CARD_IFNAME(card), rc);
  3895. else {
  3896. if (copy_to_user(udata, qinfo.udata, qinfo.udata_len))
  3897. rc = -EFAULT;
  3898. }
  3899. kfree(ureq);
  3900. kfree(qinfo.udata);
  3901. return rc;
  3902. }
  3903. EXPORT_SYMBOL_GPL(qeth_snmp_command);
  3904. static inline int qeth_get_qdio_q_format(struct qeth_card *card)
  3905. {
  3906. switch (card->info.type) {
  3907. case QETH_CARD_TYPE_IQD:
  3908. return 2;
  3909. default:
  3910. return 0;
  3911. }
  3912. }
  3913. static void qeth_determine_capabilities(struct qeth_card *card)
  3914. {
  3915. int rc;
  3916. int length;
  3917. char *prcd;
  3918. struct ccw_device *ddev;
  3919. int ddev_offline = 0;
  3920. QETH_DBF_TEXT(SETUP, 2, "detcapab");
  3921. ddev = CARD_DDEV(card);
  3922. if (!ddev->online) {
  3923. ddev_offline = 1;
  3924. rc = ccw_device_set_online(ddev);
  3925. if (rc) {
  3926. QETH_DBF_TEXT_(SETUP, 2, "3err%d", rc);
  3927. goto out;
  3928. }
  3929. }
  3930. rc = qeth_read_conf_data(card, (void **) &prcd, &length);
  3931. if (rc) {
  3932. QETH_DBF_MESSAGE(2, "%s qeth_read_conf_data returned %i\n",
  3933. dev_name(&card->gdev->dev), rc);
  3934. QETH_DBF_TEXT_(SETUP, 2, "5err%d", rc);
  3935. goto out_offline;
  3936. }
  3937. qeth_configure_unitaddr(card, prcd);
  3938. qeth_configure_blkt_default(card, prcd);
  3939. kfree(prcd);
  3940. rc = qdio_get_ssqd_desc(ddev, &card->ssqd);
  3941. if (rc)
  3942. QETH_DBF_TEXT_(SETUP, 2, "6err%d", rc);
  3943. QETH_DBF_TEXT_(SETUP, 2, "qfmt%d", card->ssqd.qfmt);
  3944. QETH_DBF_TEXT_(SETUP, 2, "%d", card->ssqd.qdioac1);
  3945. QETH_DBF_TEXT_(SETUP, 2, "%d", card->ssqd.qdioac3);
  3946. QETH_DBF_TEXT_(SETUP, 2, "icnt%d", card->ssqd.icnt);
  3947. if (!((card->ssqd.qfmt != QDIO_IQDIO_QFMT) ||
  3948. ((card->ssqd.qdioac1 & CHSC_AC1_INITIATE_INPUTQ) == 0) ||
  3949. ((card->ssqd.qdioac3 & CHSC_AC3_FORMAT2_CQ_AVAILABLE) == 0))) {
  3950. dev_info(&card->gdev->dev,
  3951. "Completion Queueing supported\n");
  3952. } else {
  3953. card->options.cq = QETH_CQ_NOTAVAILABLE;
  3954. }
  3955. out_offline:
  3956. if (ddev_offline == 1)
  3957. ccw_device_set_offline(ddev);
  3958. out:
  3959. return;
  3960. }
  3961. static inline void qeth_qdio_establish_cq(struct qeth_card *card,
  3962. struct qdio_buffer **in_sbal_ptrs,
  3963. void (**queue_start_poll) (struct ccw_device *, int, unsigned long)) {
  3964. int i;
  3965. if (card->options.cq == QETH_CQ_ENABLED) {
  3966. int offset = QDIO_MAX_BUFFERS_PER_Q *
  3967. (card->qdio.no_in_queues - 1);
  3968. i = QDIO_MAX_BUFFERS_PER_Q * (card->qdio.no_in_queues - 1);
  3969. for (i = 0; i < QDIO_MAX_BUFFERS_PER_Q; ++i) {
  3970. in_sbal_ptrs[offset + i] = (struct qdio_buffer *)
  3971. virt_to_phys(card->qdio.c_q->bufs[i].buffer);
  3972. }
  3973. queue_start_poll[card->qdio.no_in_queues - 1] = NULL;
  3974. }
  3975. }
  3976. static int qeth_qdio_establish(struct qeth_card *card)
  3977. {
  3978. struct qdio_initialize init_data;
  3979. char *qib_param_field;
  3980. struct qdio_buffer **in_sbal_ptrs;
  3981. void (**queue_start_poll) (struct ccw_device *, int, unsigned long);
  3982. struct qdio_buffer **out_sbal_ptrs;
  3983. int i, j, k;
  3984. int rc = 0;
  3985. QETH_DBF_TEXT(SETUP, 2, "qdioest");
  3986. qib_param_field = kzalloc(QDIO_MAX_BUFFERS_PER_Q * sizeof(char),
  3987. GFP_KERNEL);
  3988. if (!qib_param_field) {
  3989. rc = -ENOMEM;
  3990. goto out_free_nothing;
  3991. }
  3992. qeth_create_qib_param_field(card, qib_param_field);
  3993. qeth_create_qib_param_field_blkt(card, qib_param_field);
  3994. in_sbal_ptrs = kzalloc(card->qdio.no_in_queues *
  3995. QDIO_MAX_BUFFERS_PER_Q * sizeof(void *),
  3996. GFP_KERNEL);
  3997. if (!in_sbal_ptrs) {
  3998. rc = -ENOMEM;
  3999. goto out_free_qib_param;
  4000. }
  4001. for (i = 0; i < QDIO_MAX_BUFFERS_PER_Q; ++i) {
  4002. in_sbal_ptrs[i] = (struct qdio_buffer *)
  4003. virt_to_phys(card->qdio.in_q->bufs[i].buffer);
  4004. }
  4005. queue_start_poll = kzalloc(sizeof(void *) * card->qdio.no_in_queues,
  4006. GFP_KERNEL);
  4007. if (!queue_start_poll) {
  4008. rc = -ENOMEM;
  4009. goto out_free_in_sbals;
  4010. }
  4011. for (i = 0; i < card->qdio.no_in_queues; ++i)
  4012. queue_start_poll[i] = card->discipline.start_poll;
  4013. qeth_qdio_establish_cq(card, in_sbal_ptrs, queue_start_poll);
  4014. out_sbal_ptrs =
  4015. kzalloc(card->qdio.no_out_queues * QDIO_MAX_BUFFERS_PER_Q *
  4016. sizeof(void *), GFP_KERNEL);
  4017. if (!out_sbal_ptrs) {
  4018. rc = -ENOMEM;
  4019. goto out_free_queue_start_poll;
  4020. }
  4021. for (i = 0, k = 0; i < card->qdio.no_out_queues; ++i)
  4022. for (j = 0; j < QDIO_MAX_BUFFERS_PER_Q; ++j, ++k) {
  4023. out_sbal_ptrs[k] = (struct qdio_buffer *)virt_to_phys(
  4024. card->qdio.out_qs[i]->bufs[j]->buffer);
  4025. }
  4026. memset(&init_data, 0, sizeof(struct qdio_initialize));
  4027. init_data.cdev = CARD_DDEV(card);
  4028. init_data.q_format = qeth_get_qdio_q_format(card);
  4029. init_data.qib_param_field_format = 0;
  4030. init_data.qib_param_field = qib_param_field;
  4031. init_data.no_input_qs = card->qdio.no_in_queues;
  4032. init_data.no_output_qs = card->qdio.no_out_queues;
  4033. init_data.input_handler = card->discipline.input_handler;
  4034. init_data.output_handler = card->discipline.output_handler;
  4035. init_data.queue_start_poll = queue_start_poll;
  4036. init_data.int_parm = (unsigned long) card;
  4037. init_data.input_sbal_addr_array = (void **) in_sbal_ptrs;
  4038. init_data.output_sbal_addr_array = (void **) out_sbal_ptrs;
  4039. init_data.output_sbal_state_array = card->qdio.out_bufstates;
  4040. init_data.scan_threshold =
  4041. (card->info.type == QETH_CARD_TYPE_IQD) ? 8 : 32;
  4042. if (atomic_cmpxchg(&card->qdio.state, QETH_QDIO_ALLOCATED,
  4043. QETH_QDIO_ESTABLISHED) == QETH_QDIO_ALLOCATED) {
  4044. rc = qdio_allocate(&init_data);
  4045. if (rc) {
  4046. atomic_set(&card->qdio.state, QETH_QDIO_ALLOCATED);
  4047. goto out;
  4048. }
  4049. rc = qdio_establish(&init_data);
  4050. if (rc) {
  4051. atomic_set(&card->qdio.state, QETH_QDIO_ALLOCATED);
  4052. qdio_free(CARD_DDEV(card));
  4053. }
  4054. }
  4055. switch (card->options.cq) {
  4056. case QETH_CQ_ENABLED:
  4057. dev_info(&card->gdev->dev, "Completion Queue support enabled");
  4058. break;
  4059. case QETH_CQ_DISABLED:
  4060. dev_info(&card->gdev->dev, "Completion Queue support disabled");
  4061. break;
  4062. default:
  4063. break;
  4064. }
  4065. out:
  4066. kfree(out_sbal_ptrs);
  4067. out_free_queue_start_poll:
  4068. kfree(queue_start_poll);
  4069. out_free_in_sbals:
  4070. kfree(in_sbal_ptrs);
  4071. out_free_qib_param:
  4072. kfree(qib_param_field);
  4073. out_free_nothing:
  4074. return rc;
  4075. }
  4076. static void qeth_core_free_card(struct qeth_card *card)
  4077. {
  4078. QETH_DBF_TEXT(SETUP, 2, "freecrd");
  4079. QETH_DBF_HEX(SETUP, 2, &card, sizeof(void *));
  4080. qeth_clean_channel(&card->read);
  4081. qeth_clean_channel(&card->write);
  4082. if (card->dev)
  4083. free_netdev(card->dev);
  4084. kfree(card->ip_tbd_list);
  4085. qeth_free_qdio_buffers(card);
  4086. unregister_service_level(&card->qeth_service_level);
  4087. kfree(card);
  4088. }
  4089. static struct ccw_device_id qeth_ids[] = {
  4090. {CCW_DEVICE_DEVTYPE(0x1731, 0x01, 0x1732, 0x01),
  4091. .driver_info = QETH_CARD_TYPE_OSD},
  4092. {CCW_DEVICE_DEVTYPE(0x1731, 0x05, 0x1732, 0x05),
  4093. .driver_info = QETH_CARD_TYPE_IQD},
  4094. {CCW_DEVICE_DEVTYPE(0x1731, 0x06, 0x1732, 0x06),
  4095. .driver_info = QETH_CARD_TYPE_OSN},
  4096. {CCW_DEVICE_DEVTYPE(0x1731, 0x02, 0x1732, 0x03),
  4097. .driver_info = QETH_CARD_TYPE_OSM},
  4098. {CCW_DEVICE_DEVTYPE(0x1731, 0x02, 0x1732, 0x02),
  4099. .driver_info = QETH_CARD_TYPE_OSX},
  4100. {},
  4101. };
  4102. MODULE_DEVICE_TABLE(ccw, qeth_ids);
  4103. static struct ccw_driver qeth_ccw_driver = {
  4104. .driver = {
  4105. .owner = THIS_MODULE,
  4106. .name = "qeth",
  4107. },
  4108. .ids = qeth_ids,
  4109. .probe = ccwgroup_probe_ccwdev,
  4110. .remove = ccwgroup_remove_ccwdev,
  4111. };
  4112. static int qeth_core_driver_group(const char *buf, struct device *root_dev,
  4113. unsigned long driver_id)
  4114. {
  4115. return ccwgroup_create_from_string(root_dev, driver_id,
  4116. &qeth_ccw_driver, 3, buf);
  4117. }
  4118. int qeth_core_hardsetup_card(struct qeth_card *card)
  4119. {
  4120. int retries = 0;
  4121. int rc;
  4122. QETH_DBF_TEXT(SETUP, 2, "hrdsetup");
  4123. atomic_set(&card->force_alloc_skb, 0);
  4124. qeth_get_channel_path_desc(card);
  4125. retry:
  4126. if (retries)
  4127. QETH_DBF_MESSAGE(2, "%s Retrying to do IDX activates.\n",
  4128. dev_name(&card->gdev->dev));
  4129. ccw_device_set_offline(CARD_DDEV(card));
  4130. ccw_device_set_offline(CARD_WDEV(card));
  4131. ccw_device_set_offline(CARD_RDEV(card));
  4132. rc = ccw_device_set_online(CARD_RDEV(card));
  4133. if (rc)
  4134. goto retriable;
  4135. rc = ccw_device_set_online(CARD_WDEV(card));
  4136. if (rc)
  4137. goto retriable;
  4138. rc = ccw_device_set_online(CARD_DDEV(card));
  4139. if (rc)
  4140. goto retriable;
  4141. rc = qeth_qdio_clear_card(card, card->info.type != QETH_CARD_TYPE_IQD);
  4142. retriable:
  4143. if (rc == -ERESTARTSYS) {
  4144. QETH_DBF_TEXT(SETUP, 2, "break1");
  4145. return rc;
  4146. } else if (rc) {
  4147. QETH_DBF_TEXT_(SETUP, 2, "1err%d", rc);
  4148. if (++retries > 3)
  4149. goto out;
  4150. else
  4151. goto retry;
  4152. }
  4153. qeth_determine_capabilities(card);
  4154. qeth_init_tokens(card);
  4155. qeth_init_func_level(card);
  4156. rc = qeth_idx_activate_channel(&card->read, qeth_idx_read_cb);
  4157. if (rc == -ERESTARTSYS) {
  4158. QETH_DBF_TEXT(SETUP, 2, "break2");
  4159. return rc;
  4160. } else if (rc) {
  4161. QETH_DBF_TEXT_(SETUP, 2, "3err%d", rc);
  4162. if (--retries < 0)
  4163. goto out;
  4164. else
  4165. goto retry;
  4166. }
  4167. rc = qeth_idx_activate_channel(&card->write, qeth_idx_write_cb);
  4168. if (rc == -ERESTARTSYS) {
  4169. QETH_DBF_TEXT(SETUP, 2, "break3");
  4170. return rc;
  4171. } else if (rc) {
  4172. QETH_DBF_TEXT_(SETUP, 2, "4err%d", rc);
  4173. if (--retries < 0)
  4174. goto out;
  4175. else
  4176. goto retry;
  4177. }
  4178. card->read_or_write_problem = 0;
  4179. rc = qeth_mpc_initialize(card);
  4180. if (rc) {
  4181. QETH_DBF_TEXT_(SETUP, 2, "5err%d", rc);
  4182. goto out;
  4183. }
  4184. card->options.ipa4.supported_funcs = 0;
  4185. card->options.adp.supported_funcs = 0;
  4186. card->info.diagass_support = 0;
  4187. qeth_query_ipassists(card, QETH_PROT_IPV4);
  4188. if (qeth_is_supported(card, IPA_SETADAPTERPARMS))
  4189. qeth_query_setadapterparms(card);
  4190. if (qeth_adp_supported(card, IPA_SETADP_SET_DIAG_ASSIST))
  4191. qeth_query_setdiagass(card);
  4192. return 0;
  4193. out:
  4194. dev_warn(&card->gdev->dev, "The qeth device driver failed to recover "
  4195. "an error on the device\n");
  4196. QETH_DBF_MESSAGE(2, "%s Initialization in hardsetup failed! rc=%d\n",
  4197. dev_name(&card->gdev->dev), rc);
  4198. return rc;
  4199. }
  4200. EXPORT_SYMBOL_GPL(qeth_core_hardsetup_card);
  4201. static inline int qeth_create_skb_frag(struct qeth_qdio_buffer *qethbuffer,
  4202. struct qdio_buffer_element *element,
  4203. struct sk_buff **pskb, int offset, int *pfrag, int data_len)
  4204. {
  4205. struct page *page = virt_to_page(element->addr);
  4206. if (*pskb == NULL) {
  4207. if (qethbuffer->rx_skb) {
  4208. /* only if qeth_card.options.cq == QETH_CQ_ENABLED */
  4209. *pskb = qethbuffer->rx_skb;
  4210. qethbuffer->rx_skb = NULL;
  4211. } else {
  4212. *pskb = dev_alloc_skb(QETH_RX_PULL_LEN + ETH_HLEN);
  4213. if (!(*pskb))
  4214. return -ENOMEM;
  4215. }
  4216. skb_reserve(*pskb, ETH_HLEN);
  4217. if (data_len <= QETH_RX_PULL_LEN) {
  4218. memcpy(skb_put(*pskb, data_len), element->addr + offset,
  4219. data_len);
  4220. } else {
  4221. get_page(page);
  4222. memcpy(skb_put(*pskb, QETH_RX_PULL_LEN),
  4223. element->addr + offset, QETH_RX_PULL_LEN);
  4224. skb_fill_page_desc(*pskb, *pfrag, page,
  4225. offset + QETH_RX_PULL_LEN,
  4226. data_len - QETH_RX_PULL_LEN);
  4227. (*pskb)->data_len += data_len - QETH_RX_PULL_LEN;
  4228. (*pskb)->len += data_len - QETH_RX_PULL_LEN;
  4229. (*pskb)->truesize += data_len - QETH_RX_PULL_LEN;
  4230. (*pfrag)++;
  4231. }
  4232. } else {
  4233. get_page(page);
  4234. skb_fill_page_desc(*pskb, *pfrag, page, offset, data_len);
  4235. (*pskb)->data_len += data_len;
  4236. (*pskb)->len += data_len;
  4237. (*pskb)->truesize += data_len;
  4238. (*pfrag)++;
  4239. }
  4240. return 0;
  4241. }
  4242. struct sk_buff *qeth_core_get_next_skb(struct qeth_card *card,
  4243. struct qeth_qdio_buffer *qethbuffer,
  4244. struct qdio_buffer_element **__element, int *__offset,
  4245. struct qeth_hdr **hdr)
  4246. {
  4247. struct qdio_buffer_element *element = *__element;
  4248. struct qdio_buffer *buffer = qethbuffer->buffer;
  4249. int offset = *__offset;
  4250. struct sk_buff *skb = NULL;
  4251. int skb_len = 0;
  4252. void *data_ptr;
  4253. int data_len;
  4254. int headroom = 0;
  4255. int use_rx_sg = 0;
  4256. int frag = 0;
  4257. /* qeth_hdr must not cross element boundaries */
  4258. if (element->length < offset + sizeof(struct qeth_hdr)) {
  4259. if (qeth_is_last_sbale(element))
  4260. return NULL;
  4261. element++;
  4262. offset = 0;
  4263. if (element->length < sizeof(struct qeth_hdr))
  4264. return NULL;
  4265. }
  4266. *hdr = element->addr + offset;
  4267. offset += sizeof(struct qeth_hdr);
  4268. switch ((*hdr)->hdr.l2.id) {
  4269. case QETH_HEADER_TYPE_LAYER2:
  4270. skb_len = (*hdr)->hdr.l2.pkt_length;
  4271. break;
  4272. case QETH_HEADER_TYPE_LAYER3:
  4273. skb_len = (*hdr)->hdr.l3.length;
  4274. if ((card->info.link_type == QETH_LINK_TYPE_LANE_TR) ||
  4275. (card->info.link_type == QETH_LINK_TYPE_HSTR))
  4276. headroom = TR_HLEN;
  4277. else
  4278. headroom = ETH_HLEN;
  4279. break;
  4280. case QETH_HEADER_TYPE_OSN:
  4281. skb_len = (*hdr)->hdr.osn.pdu_length;
  4282. headroom = sizeof(struct qeth_hdr);
  4283. break;
  4284. default:
  4285. break;
  4286. }
  4287. if (!skb_len)
  4288. return NULL;
  4289. if (((skb_len >= card->options.rx_sg_cb) &&
  4290. (!(card->info.type == QETH_CARD_TYPE_OSN)) &&
  4291. (!atomic_read(&card->force_alloc_skb))) ||
  4292. (card->options.cq == QETH_CQ_ENABLED)) {
  4293. use_rx_sg = 1;
  4294. } else {
  4295. skb = dev_alloc_skb(skb_len + headroom);
  4296. if (!skb)
  4297. goto no_mem;
  4298. if (headroom)
  4299. skb_reserve(skb, headroom);
  4300. }
  4301. data_ptr = element->addr + offset;
  4302. while (skb_len) {
  4303. data_len = min(skb_len, (int)(element->length - offset));
  4304. if (data_len) {
  4305. if (use_rx_sg) {
  4306. if (qeth_create_skb_frag(qethbuffer, element,
  4307. &skb, offset, &frag, data_len))
  4308. goto no_mem;
  4309. } else {
  4310. memcpy(skb_put(skb, data_len), data_ptr,
  4311. data_len);
  4312. }
  4313. }
  4314. skb_len -= data_len;
  4315. if (skb_len) {
  4316. if (qeth_is_last_sbale(element)) {
  4317. QETH_CARD_TEXT(card, 4, "unexeob");
  4318. QETH_CARD_HEX(card, 2, buffer, sizeof(void *));
  4319. dev_kfree_skb_any(skb);
  4320. card->stats.rx_errors++;
  4321. return NULL;
  4322. }
  4323. element++;
  4324. offset = 0;
  4325. data_ptr = element->addr;
  4326. } else {
  4327. offset += data_len;
  4328. }
  4329. }
  4330. *__element = element;
  4331. *__offset = offset;
  4332. if (use_rx_sg && card->options.performance_stats) {
  4333. card->perf_stats.sg_skbs_rx++;
  4334. card->perf_stats.sg_frags_rx += skb_shinfo(skb)->nr_frags;
  4335. }
  4336. return skb;
  4337. no_mem:
  4338. if (net_ratelimit()) {
  4339. QETH_CARD_TEXT(card, 2, "noskbmem");
  4340. }
  4341. card->stats.rx_dropped++;
  4342. return NULL;
  4343. }
  4344. EXPORT_SYMBOL_GPL(qeth_core_get_next_skb);
  4345. static void qeth_unregister_dbf_views(void)
  4346. {
  4347. int x;
  4348. for (x = 0; x < QETH_DBF_INFOS; x++) {
  4349. debug_unregister(qeth_dbf[x].id);
  4350. qeth_dbf[x].id = NULL;
  4351. }
  4352. }
  4353. void qeth_dbf_longtext(debug_info_t *id, int level, char *fmt, ...)
  4354. {
  4355. char dbf_txt_buf[32];
  4356. va_list args;
  4357. if (level > id->level)
  4358. return;
  4359. va_start(args, fmt);
  4360. vsnprintf(dbf_txt_buf, sizeof(dbf_txt_buf), fmt, args);
  4361. va_end(args);
  4362. debug_text_event(id, level, dbf_txt_buf);
  4363. }
  4364. EXPORT_SYMBOL_GPL(qeth_dbf_longtext);
  4365. static int qeth_register_dbf_views(void)
  4366. {
  4367. int ret;
  4368. int x;
  4369. for (x = 0; x < QETH_DBF_INFOS; x++) {
  4370. /* register the areas */
  4371. qeth_dbf[x].id = debug_register(qeth_dbf[x].name,
  4372. qeth_dbf[x].pages,
  4373. qeth_dbf[x].areas,
  4374. qeth_dbf[x].len);
  4375. if (qeth_dbf[x].id == NULL) {
  4376. qeth_unregister_dbf_views();
  4377. return -ENOMEM;
  4378. }
  4379. /* register a view */
  4380. ret = debug_register_view(qeth_dbf[x].id, qeth_dbf[x].view);
  4381. if (ret) {
  4382. qeth_unregister_dbf_views();
  4383. return ret;
  4384. }
  4385. /* set a passing level */
  4386. debug_set_level(qeth_dbf[x].id, qeth_dbf[x].level);
  4387. }
  4388. return 0;
  4389. }
  4390. int qeth_core_load_discipline(struct qeth_card *card,
  4391. enum qeth_discipline_id discipline)
  4392. {
  4393. int rc = 0;
  4394. switch (discipline) {
  4395. case QETH_DISCIPLINE_LAYER3:
  4396. card->discipline.ccwgdriver = try_then_request_module(
  4397. symbol_get(qeth_l3_ccwgroup_driver),
  4398. "qeth_l3");
  4399. break;
  4400. case QETH_DISCIPLINE_LAYER2:
  4401. card->discipline.ccwgdriver = try_then_request_module(
  4402. symbol_get(qeth_l2_ccwgroup_driver),
  4403. "qeth_l2");
  4404. break;
  4405. }
  4406. if (!card->discipline.ccwgdriver) {
  4407. dev_err(&card->gdev->dev, "There is no kernel module to "
  4408. "support discipline %d\n", discipline);
  4409. rc = -EINVAL;
  4410. }
  4411. return rc;
  4412. }
  4413. void qeth_core_free_discipline(struct qeth_card *card)
  4414. {
  4415. if (card->options.layer2)
  4416. symbol_put(qeth_l2_ccwgroup_driver);
  4417. else
  4418. symbol_put(qeth_l3_ccwgroup_driver);
  4419. card->discipline.ccwgdriver = NULL;
  4420. }
  4421. static int qeth_core_probe_device(struct ccwgroup_device *gdev)
  4422. {
  4423. struct qeth_card *card;
  4424. struct device *dev;
  4425. int rc;
  4426. unsigned long flags;
  4427. char dbf_name[20];
  4428. QETH_DBF_TEXT(SETUP, 2, "probedev");
  4429. dev = &gdev->dev;
  4430. if (!get_device(dev))
  4431. return -ENODEV;
  4432. QETH_DBF_TEXT_(SETUP, 2, "%s", dev_name(&gdev->dev));
  4433. card = qeth_alloc_card();
  4434. if (!card) {
  4435. QETH_DBF_TEXT_(SETUP, 2, "1err%d", -ENOMEM);
  4436. rc = -ENOMEM;
  4437. goto err_dev;
  4438. }
  4439. snprintf(dbf_name, sizeof(dbf_name), "qeth_card_%s",
  4440. dev_name(&gdev->dev));
  4441. card->debug = debug_register(dbf_name, 2, 1, 8);
  4442. if (!card->debug) {
  4443. QETH_DBF_TEXT_(SETUP, 2, "%s", "qcdbf");
  4444. rc = -ENOMEM;
  4445. goto err_card;
  4446. }
  4447. debug_register_view(card->debug, &debug_hex_ascii_view);
  4448. card->read.ccwdev = gdev->cdev[0];
  4449. card->write.ccwdev = gdev->cdev[1];
  4450. card->data.ccwdev = gdev->cdev[2];
  4451. dev_set_drvdata(&gdev->dev, card);
  4452. card->gdev = gdev;
  4453. gdev->cdev[0]->handler = qeth_irq;
  4454. gdev->cdev[1]->handler = qeth_irq;
  4455. gdev->cdev[2]->handler = qeth_irq;
  4456. rc = qeth_determine_card_type(card);
  4457. if (rc) {
  4458. QETH_DBF_TEXT_(SETUP, 2, "3err%d", rc);
  4459. goto err_dbf;
  4460. }
  4461. rc = qeth_setup_card(card);
  4462. if (rc) {
  4463. QETH_DBF_TEXT_(SETUP, 2, "2err%d", rc);
  4464. goto err_dbf;
  4465. }
  4466. if (card->info.type == QETH_CARD_TYPE_OSN)
  4467. rc = qeth_core_create_osn_attributes(dev);
  4468. else
  4469. rc = qeth_core_create_device_attributes(dev);
  4470. if (rc)
  4471. goto err_dbf;
  4472. switch (card->info.type) {
  4473. case QETH_CARD_TYPE_OSN:
  4474. case QETH_CARD_TYPE_OSM:
  4475. rc = qeth_core_load_discipline(card, QETH_DISCIPLINE_LAYER2);
  4476. if (rc)
  4477. goto err_attr;
  4478. rc = card->discipline.ccwgdriver->probe(card->gdev);
  4479. if (rc)
  4480. goto err_disc;
  4481. case QETH_CARD_TYPE_OSD:
  4482. case QETH_CARD_TYPE_OSX:
  4483. default:
  4484. break;
  4485. }
  4486. write_lock_irqsave(&qeth_core_card_list.rwlock, flags);
  4487. list_add_tail(&card->list, &qeth_core_card_list.list);
  4488. write_unlock_irqrestore(&qeth_core_card_list.rwlock, flags);
  4489. qeth_determine_capabilities(card);
  4490. return 0;
  4491. err_disc:
  4492. qeth_core_free_discipline(card);
  4493. err_attr:
  4494. if (card->info.type == QETH_CARD_TYPE_OSN)
  4495. qeth_core_remove_osn_attributes(dev);
  4496. else
  4497. qeth_core_remove_device_attributes(dev);
  4498. err_dbf:
  4499. debug_unregister(card->debug);
  4500. err_card:
  4501. qeth_core_free_card(card);
  4502. err_dev:
  4503. put_device(dev);
  4504. return rc;
  4505. }
  4506. static void qeth_core_remove_device(struct ccwgroup_device *gdev)
  4507. {
  4508. unsigned long flags;
  4509. struct qeth_card *card = dev_get_drvdata(&gdev->dev);
  4510. QETH_DBF_TEXT(SETUP, 2, "removedv");
  4511. if (card->info.type == QETH_CARD_TYPE_OSN) {
  4512. qeth_core_remove_osn_attributes(&gdev->dev);
  4513. } else {
  4514. qeth_core_remove_device_attributes(&gdev->dev);
  4515. }
  4516. if (card->discipline.ccwgdriver) {
  4517. card->discipline.ccwgdriver->remove(gdev);
  4518. qeth_core_free_discipline(card);
  4519. }
  4520. debug_unregister(card->debug);
  4521. write_lock_irqsave(&qeth_core_card_list.rwlock, flags);
  4522. list_del(&card->list);
  4523. write_unlock_irqrestore(&qeth_core_card_list.rwlock, flags);
  4524. qeth_core_free_card(card);
  4525. dev_set_drvdata(&gdev->dev, NULL);
  4526. put_device(&gdev->dev);
  4527. return;
  4528. }
  4529. static int qeth_core_set_online(struct ccwgroup_device *gdev)
  4530. {
  4531. struct qeth_card *card = dev_get_drvdata(&gdev->dev);
  4532. int rc = 0;
  4533. int def_discipline;
  4534. if (!card->discipline.ccwgdriver) {
  4535. if (card->info.type == QETH_CARD_TYPE_IQD)
  4536. def_discipline = QETH_DISCIPLINE_LAYER3;
  4537. else
  4538. def_discipline = QETH_DISCIPLINE_LAYER2;
  4539. rc = qeth_core_load_discipline(card, def_discipline);
  4540. if (rc)
  4541. goto err;
  4542. rc = card->discipline.ccwgdriver->probe(card->gdev);
  4543. if (rc)
  4544. goto err;
  4545. }
  4546. rc = card->discipline.ccwgdriver->set_online(gdev);
  4547. err:
  4548. return rc;
  4549. }
  4550. static int qeth_core_set_offline(struct ccwgroup_device *gdev)
  4551. {
  4552. struct qeth_card *card = dev_get_drvdata(&gdev->dev);
  4553. return card->discipline.ccwgdriver->set_offline(gdev);
  4554. }
  4555. static void qeth_core_shutdown(struct ccwgroup_device *gdev)
  4556. {
  4557. struct qeth_card *card = dev_get_drvdata(&gdev->dev);
  4558. if (card->discipline.ccwgdriver &&
  4559. card->discipline.ccwgdriver->shutdown)
  4560. card->discipline.ccwgdriver->shutdown(gdev);
  4561. }
  4562. static int qeth_core_prepare(struct ccwgroup_device *gdev)
  4563. {
  4564. struct qeth_card *card = dev_get_drvdata(&gdev->dev);
  4565. if (card->discipline.ccwgdriver &&
  4566. card->discipline.ccwgdriver->prepare)
  4567. return card->discipline.ccwgdriver->prepare(gdev);
  4568. return 0;
  4569. }
  4570. static void qeth_core_complete(struct ccwgroup_device *gdev)
  4571. {
  4572. struct qeth_card *card = dev_get_drvdata(&gdev->dev);
  4573. if (card->discipline.ccwgdriver &&
  4574. card->discipline.ccwgdriver->complete)
  4575. card->discipline.ccwgdriver->complete(gdev);
  4576. }
  4577. static int qeth_core_freeze(struct ccwgroup_device *gdev)
  4578. {
  4579. struct qeth_card *card = dev_get_drvdata(&gdev->dev);
  4580. if (card->discipline.ccwgdriver &&
  4581. card->discipline.ccwgdriver->freeze)
  4582. return card->discipline.ccwgdriver->freeze(gdev);
  4583. return 0;
  4584. }
  4585. static int qeth_core_thaw(struct ccwgroup_device *gdev)
  4586. {
  4587. struct qeth_card *card = dev_get_drvdata(&gdev->dev);
  4588. if (card->discipline.ccwgdriver &&
  4589. card->discipline.ccwgdriver->thaw)
  4590. return card->discipline.ccwgdriver->thaw(gdev);
  4591. return 0;
  4592. }
  4593. static int qeth_core_restore(struct ccwgroup_device *gdev)
  4594. {
  4595. struct qeth_card *card = dev_get_drvdata(&gdev->dev);
  4596. if (card->discipline.ccwgdriver &&
  4597. card->discipline.ccwgdriver->restore)
  4598. return card->discipline.ccwgdriver->restore(gdev);
  4599. return 0;
  4600. }
  4601. static struct ccwgroup_driver qeth_core_ccwgroup_driver = {
  4602. .driver = {
  4603. .owner = THIS_MODULE,
  4604. .name = "qeth",
  4605. },
  4606. .driver_id = 0xD8C5E3C8,
  4607. .probe = qeth_core_probe_device,
  4608. .remove = qeth_core_remove_device,
  4609. .set_online = qeth_core_set_online,
  4610. .set_offline = qeth_core_set_offline,
  4611. .shutdown = qeth_core_shutdown,
  4612. .prepare = qeth_core_prepare,
  4613. .complete = qeth_core_complete,
  4614. .freeze = qeth_core_freeze,
  4615. .thaw = qeth_core_thaw,
  4616. .restore = qeth_core_restore,
  4617. };
  4618. static ssize_t
  4619. qeth_core_driver_group_store(struct device_driver *ddrv, const char *buf,
  4620. size_t count)
  4621. {
  4622. int err;
  4623. err = qeth_core_driver_group(buf, qeth_core_root_dev,
  4624. qeth_core_ccwgroup_driver.driver_id);
  4625. if (err)
  4626. return err;
  4627. else
  4628. return count;
  4629. }
  4630. static DRIVER_ATTR(group, 0200, NULL, qeth_core_driver_group_store);
  4631. static struct {
  4632. const char str[ETH_GSTRING_LEN];
  4633. } qeth_ethtool_stats_keys[] = {
  4634. /* 0 */{"rx skbs"},
  4635. {"rx buffers"},
  4636. {"tx skbs"},
  4637. {"tx buffers"},
  4638. {"tx skbs no packing"},
  4639. {"tx buffers no packing"},
  4640. {"tx skbs packing"},
  4641. {"tx buffers packing"},
  4642. {"tx sg skbs"},
  4643. {"tx sg frags"},
  4644. /* 10 */{"rx sg skbs"},
  4645. {"rx sg frags"},
  4646. {"rx sg page allocs"},
  4647. {"tx large kbytes"},
  4648. {"tx large count"},
  4649. {"tx pk state ch n->p"},
  4650. {"tx pk state ch p->n"},
  4651. {"tx pk watermark low"},
  4652. {"tx pk watermark high"},
  4653. {"queue 0 buffer usage"},
  4654. /* 20 */{"queue 1 buffer usage"},
  4655. {"queue 2 buffer usage"},
  4656. {"queue 3 buffer usage"},
  4657. {"rx poll time"},
  4658. {"rx poll count"},
  4659. {"rx do_QDIO time"},
  4660. {"rx do_QDIO count"},
  4661. {"tx handler time"},
  4662. {"tx handler count"},
  4663. {"tx time"},
  4664. /* 30 */{"tx count"},
  4665. {"tx do_QDIO time"},
  4666. {"tx do_QDIO count"},
  4667. {"tx csum"},
  4668. {"tx lin"},
  4669. {"cq handler count"},
  4670. {"cq handler time"}
  4671. };
  4672. int qeth_core_get_sset_count(struct net_device *dev, int stringset)
  4673. {
  4674. switch (stringset) {
  4675. case ETH_SS_STATS:
  4676. return (sizeof(qeth_ethtool_stats_keys) / ETH_GSTRING_LEN);
  4677. default:
  4678. return -EINVAL;
  4679. }
  4680. }
  4681. EXPORT_SYMBOL_GPL(qeth_core_get_sset_count);
  4682. void qeth_core_get_ethtool_stats(struct net_device *dev,
  4683. struct ethtool_stats *stats, u64 *data)
  4684. {
  4685. struct qeth_card *card = dev->ml_priv;
  4686. data[0] = card->stats.rx_packets -
  4687. card->perf_stats.initial_rx_packets;
  4688. data[1] = card->perf_stats.bufs_rec;
  4689. data[2] = card->stats.tx_packets -
  4690. card->perf_stats.initial_tx_packets;
  4691. data[3] = card->perf_stats.bufs_sent;
  4692. data[4] = card->stats.tx_packets - card->perf_stats.initial_tx_packets
  4693. - card->perf_stats.skbs_sent_pack;
  4694. data[5] = card->perf_stats.bufs_sent - card->perf_stats.bufs_sent_pack;
  4695. data[6] = card->perf_stats.skbs_sent_pack;
  4696. data[7] = card->perf_stats.bufs_sent_pack;
  4697. data[8] = card->perf_stats.sg_skbs_sent;
  4698. data[9] = card->perf_stats.sg_frags_sent;
  4699. data[10] = card->perf_stats.sg_skbs_rx;
  4700. data[11] = card->perf_stats.sg_frags_rx;
  4701. data[12] = card->perf_stats.sg_alloc_page_rx;
  4702. data[13] = (card->perf_stats.large_send_bytes >> 10);
  4703. data[14] = card->perf_stats.large_send_cnt;
  4704. data[15] = card->perf_stats.sc_dp_p;
  4705. data[16] = card->perf_stats.sc_p_dp;
  4706. data[17] = QETH_LOW_WATERMARK_PACK;
  4707. data[18] = QETH_HIGH_WATERMARK_PACK;
  4708. data[19] = atomic_read(&card->qdio.out_qs[0]->used_buffers);
  4709. data[20] = (card->qdio.no_out_queues > 1) ?
  4710. atomic_read(&card->qdio.out_qs[1]->used_buffers) : 0;
  4711. data[21] = (card->qdio.no_out_queues > 2) ?
  4712. atomic_read(&card->qdio.out_qs[2]->used_buffers) : 0;
  4713. data[22] = (card->qdio.no_out_queues > 3) ?
  4714. atomic_read(&card->qdio.out_qs[3]->used_buffers) : 0;
  4715. data[23] = card->perf_stats.inbound_time;
  4716. data[24] = card->perf_stats.inbound_cnt;
  4717. data[25] = card->perf_stats.inbound_do_qdio_time;
  4718. data[26] = card->perf_stats.inbound_do_qdio_cnt;
  4719. data[27] = card->perf_stats.outbound_handler_time;
  4720. data[28] = card->perf_stats.outbound_handler_cnt;
  4721. data[29] = card->perf_stats.outbound_time;
  4722. data[30] = card->perf_stats.outbound_cnt;
  4723. data[31] = card->perf_stats.outbound_do_qdio_time;
  4724. data[32] = card->perf_stats.outbound_do_qdio_cnt;
  4725. data[33] = card->perf_stats.tx_csum;
  4726. data[34] = card->perf_stats.tx_lin;
  4727. data[35] = card->perf_stats.cq_cnt;
  4728. data[36] = card->perf_stats.cq_time;
  4729. }
  4730. EXPORT_SYMBOL_GPL(qeth_core_get_ethtool_stats);
  4731. void qeth_core_get_strings(struct net_device *dev, u32 stringset, u8 *data)
  4732. {
  4733. switch (stringset) {
  4734. case ETH_SS_STATS:
  4735. memcpy(data, &qeth_ethtool_stats_keys,
  4736. sizeof(qeth_ethtool_stats_keys));
  4737. break;
  4738. default:
  4739. WARN_ON(1);
  4740. break;
  4741. }
  4742. }
  4743. EXPORT_SYMBOL_GPL(qeth_core_get_strings);
  4744. void qeth_core_get_drvinfo(struct net_device *dev,
  4745. struct ethtool_drvinfo *info)
  4746. {
  4747. struct qeth_card *card = dev->ml_priv;
  4748. if (card->options.layer2)
  4749. strcpy(info->driver, "qeth_l2");
  4750. else
  4751. strcpy(info->driver, "qeth_l3");
  4752. strcpy(info->version, "1.0");
  4753. strcpy(info->fw_version, card->info.mcl_level);
  4754. sprintf(info->bus_info, "%s/%s/%s",
  4755. CARD_RDEV_ID(card),
  4756. CARD_WDEV_ID(card),
  4757. CARD_DDEV_ID(card));
  4758. }
  4759. EXPORT_SYMBOL_GPL(qeth_core_get_drvinfo);
  4760. int qeth_core_ethtool_get_settings(struct net_device *netdev,
  4761. struct ethtool_cmd *ecmd)
  4762. {
  4763. struct qeth_card *card = netdev->ml_priv;
  4764. enum qeth_link_types link_type;
  4765. if ((card->info.type == QETH_CARD_TYPE_IQD) || (card->info.guestlan))
  4766. link_type = QETH_LINK_TYPE_10GBIT_ETH;
  4767. else
  4768. link_type = card->info.link_type;
  4769. ecmd->transceiver = XCVR_INTERNAL;
  4770. ecmd->supported = SUPPORTED_Autoneg;
  4771. ecmd->advertising = ADVERTISED_Autoneg;
  4772. ecmd->duplex = DUPLEX_FULL;
  4773. ecmd->autoneg = AUTONEG_ENABLE;
  4774. switch (link_type) {
  4775. case QETH_LINK_TYPE_FAST_ETH:
  4776. case QETH_LINK_TYPE_LANE_ETH100:
  4777. ecmd->supported |= SUPPORTED_10baseT_Half |
  4778. SUPPORTED_10baseT_Full |
  4779. SUPPORTED_100baseT_Half |
  4780. SUPPORTED_100baseT_Full |
  4781. SUPPORTED_TP;
  4782. ecmd->advertising |= ADVERTISED_10baseT_Half |
  4783. ADVERTISED_10baseT_Full |
  4784. ADVERTISED_100baseT_Half |
  4785. ADVERTISED_100baseT_Full |
  4786. ADVERTISED_TP;
  4787. ecmd->speed = SPEED_100;
  4788. ecmd->port = PORT_TP;
  4789. break;
  4790. case QETH_LINK_TYPE_GBIT_ETH:
  4791. case QETH_LINK_TYPE_LANE_ETH1000:
  4792. ecmd->supported |= SUPPORTED_10baseT_Half |
  4793. SUPPORTED_10baseT_Full |
  4794. SUPPORTED_100baseT_Half |
  4795. SUPPORTED_100baseT_Full |
  4796. SUPPORTED_1000baseT_Half |
  4797. SUPPORTED_1000baseT_Full |
  4798. SUPPORTED_FIBRE;
  4799. ecmd->advertising |= ADVERTISED_10baseT_Half |
  4800. ADVERTISED_10baseT_Full |
  4801. ADVERTISED_100baseT_Half |
  4802. ADVERTISED_100baseT_Full |
  4803. ADVERTISED_1000baseT_Half |
  4804. ADVERTISED_1000baseT_Full |
  4805. ADVERTISED_FIBRE;
  4806. ecmd->speed = SPEED_1000;
  4807. ecmd->port = PORT_FIBRE;
  4808. break;
  4809. case QETH_LINK_TYPE_10GBIT_ETH:
  4810. ecmd->supported |= SUPPORTED_10baseT_Half |
  4811. SUPPORTED_10baseT_Full |
  4812. SUPPORTED_100baseT_Half |
  4813. SUPPORTED_100baseT_Full |
  4814. SUPPORTED_1000baseT_Half |
  4815. SUPPORTED_1000baseT_Full |
  4816. SUPPORTED_10000baseT_Full |
  4817. SUPPORTED_FIBRE;
  4818. ecmd->advertising |= ADVERTISED_10baseT_Half |
  4819. ADVERTISED_10baseT_Full |
  4820. ADVERTISED_100baseT_Half |
  4821. ADVERTISED_100baseT_Full |
  4822. ADVERTISED_1000baseT_Half |
  4823. ADVERTISED_1000baseT_Full |
  4824. ADVERTISED_10000baseT_Full |
  4825. ADVERTISED_FIBRE;
  4826. ecmd->speed = SPEED_10000;
  4827. ecmd->port = PORT_FIBRE;
  4828. break;
  4829. default:
  4830. ecmd->supported |= SUPPORTED_10baseT_Half |
  4831. SUPPORTED_10baseT_Full |
  4832. SUPPORTED_TP;
  4833. ecmd->advertising |= ADVERTISED_10baseT_Half |
  4834. ADVERTISED_10baseT_Full |
  4835. ADVERTISED_TP;
  4836. ecmd->speed = SPEED_10;
  4837. ecmd->port = PORT_TP;
  4838. }
  4839. return 0;
  4840. }
  4841. EXPORT_SYMBOL_GPL(qeth_core_ethtool_get_settings);
  4842. static int __init qeth_core_init(void)
  4843. {
  4844. int rc;
  4845. pr_info("loading core functions\n");
  4846. INIT_LIST_HEAD(&qeth_core_card_list.list);
  4847. rwlock_init(&qeth_core_card_list.rwlock);
  4848. rc = qeth_register_dbf_views();
  4849. if (rc)
  4850. goto out_err;
  4851. rc = ccw_driver_register(&qeth_ccw_driver);
  4852. if (rc)
  4853. goto ccw_err;
  4854. rc = ccwgroup_driver_register(&qeth_core_ccwgroup_driver);
  4855. if (rc)
  4856. goto ccwgroup_err;
  4857. rc = driver_create_file(&qeth_core_ccwgroup_driver.driver,
  4858. &driver_attr_group);
  4859. if (rc)
  4860. goto driver_err;
  4861. qeth_core_root_dev = root_device_register("qeth");
  4862. rc = IS_ERR(qeth_core_root_dev) ? PTR_ERR(qeth_core_root_dev) : 0;
  4863. if (rc)
  4864. goto register_err;
  4865. qeth_core_header_cache = kmem_cache_create("qeth_hdr",
  4866. sizeof(struct qeth_hdr) + ETH_HLEN, 64, 0, NULL);
  4867. if (!qeth_core_header_cache) {
  4868. rc = -ENOMEM;
  4869. goto slab_err;
  4870. }
  4871. qeth_qdio_outbuf_cache = kmem_cache_create("qeth_buf",
  4872. sizeof(struct qeth_qdio_out_buffer), 0, 0, NULL);
  4873. if (!qeth_qdio_outbuf_cache) {
  4874. rc = -ENOMEM;
  4875. goto cqslab_err;
  4876. }
  4877. return 0;
  4878. cqslab_err:
  4879. kmem_cache_destroy(qeth_core_header_cache);
  4880. slab_err:
  4881. root_device_unregister(qeth_core_root_dev);
  4882. register_err:
  4883. driver_remove_file(&qeth_core_ccwgroup_driver.driver,
  4884. &driver_attr_group);
  4885. driver_err:
  4886. ccwgroup_driver_unregister(&qeth_core_ccwgroup_driver);
  4887. ccwgroup_err:
  4888. ccw_driver_unregister(&qeth_ccw_driver);
  4889. ccw_err:
  4890. QETH_DBF_MESSAGE(2, "Initialization failed with code %d\n", rc);
  4891. qeth_unregister_dbf_views();
  4892. out_err:
  4893. pr_err("Initializing the qeth device driver failed\n");
  4894. return rc;
  4895. }
  4896. static void __exit qeth_core_exit(void)
  4897. {
  4898. root_device_unregister(qeth_core_root_dev);
  4899. driver_remove_file(&qeth_core_ccwgroup_driver.driver,
  4900. &driver_attr_group);
  4901. ccwgroup_driver_unregister(&qeth_core_ccwgroup_driver);
  4902. ccw_driver_unregister(&qeth_ccw_driver);
  4903. kmem_cache_destroy(qeth_qdio_outbuf_cache);
  4904. kmem_cache_destroy(qeth_core_header_cache);
  4905. qeth_unregister_dbf_views();
  4906. pr_info("core functions removed\n");
  4907. }
  4908. module_init(qeth_core_init);
  4909. module_exit(qeth_core_exit);
  4910. MODULE_AUTHOR("Frank Blaschka <frank.blaschka@de.ibm.com>");
  4911. MODULE_DESCRIPTION("qeth core functions");
  4912. MODULE_LICENSE("GPL");