main.c 26 KB

12345678910111213141516171819202122232425262728293031323334353637383940414243444546474849505152535455565758596061626364656667686970717273747576777879808182838485868788899091929394959697989910010110210310410510610710810911011111211311411511611711811912012112212312412512612712812913013113213313413513613713813914014114214314414514614714814915015115215315415515615715815916016116216316416516616716816917017117217317417517617717817918018118218318418518618718818919019119219319419519619719819920020120220320420520620720820921021121221321421521621721821922022122222322422522622722822923023123223323423523623723823924024124224324424524624724824925025125225325425525625725825926026126226326426526626726826927027127227327427527627727827928028128228328428528628728828929029129229329429529629729829930030130230330430530630730830931031131231331431531631731831932032132232332432532632732832933033133233333433533633733833934034134234334434534634734834935035135235335435535635735835936036136236336436536636736836937037137237337437537637737837938038138238338438538638738838939039139239339439539639739839940040140240340440540640740840941041141241341441541641741841942042142242342442542642742842943043143243343443543643743843944044144244344444544644744844945045145245345445545645745845946046146246346446546646746846947047147247347447547647747847948048148248348448548648748848949049149249349449549649749849950050150250350450550650750850951051151251351451551651751851952052152252352452552652752852953053153253353453553653753853954054154254354454554654754854955055155255355455555655755855956056156256356456556656756856957057157257357457557657757857958058158258358458558658758858959059159259359459559659759859960060160260360460560660760860961061161261361461561661761861962062162262362462562662762862963063163263363463563663763863964064164264364464564664764864965065165265365465565665765865966066166266366466566666766866967067167267367467567667767867968068168268368468568668768868969069169269369469569669769869970070170270370470570670770870971071171271371471571671771871972072172272372472572672772872973073173273373473573673773873974074174274374474574674774874975075175275375475575675775875976076176276376476576676776876977077177277377477577677777877978078178278378478578678778878979079179279379479579679779879980080180280380480580680780880981081181281381481581681781881982082182282382482582682782882983083183283383483583683783883984084184284384484584684784884985085185285385485585685785885986086186286386486586686786886987087187287387487587687787887988088188288388488588688788888989089189289389489589689789889990090190290390490590690790890991091191291391491591691791891992092192292392492592692792892993093193293393493593693793893994094194294394494594694794894995095195295395495595695795895996096196296396496596696796896997097197297397497597697797897998098198298398498598698798898999099199299399499599699799899910001001100210031004100510061007100810091010101110121013101410151016101710181019102010211022102310241025102610271028102910301031103210331034103510361037103810391040104110421043104410451046104710481049105010511052105310541055105610571058105910601061106210631064106510661067106810691070107110721073107410751076107710781079108010811082108310841085108610871088108910901091109210931094109510961097109810991100110111021103110411051106110711081109111011111112111311141115111611171118111911201121112211231124112511261127112811291130113111321133113411351136113711381139114011411142114311441145114611471148114911501151115211531154115511561157115811591160116111621163
  1. /*
  2. * Sonics Silicon Backplane
  3. * Subsystem core
  4. *
  5. * Copyright 2005, Broadcom Corporation
  6. * Copyright 2006, 2007, Michael Buesch <mb@bu3sch.de>
  7. *
  8. * Licensed under the GNU/GPL. See COPYING for details.
  9. */
  10. #include "ssb_private.h"
  11. #include <linux/delay.h>
  12. #include <linux/io.h>
  13. #include <linux/ssb/ssb.h>
  14. #include <linux/ssb/ssb_regs.h>
  15. #include <linux/dma-mapping.h>
  16. #include <linux/pci.h>
  17. #include <pcmcia/cs_types.h>
  18. #include <pcmcia/cs.h>
  19. #include <pcmcia/cistpl.h>
  20. #include <pcmcia/ds.h>
  21. MODULE_DESCRIPTION("Sonics Silicon Backplane driver");
  22. MODULE_LICENSE("GPL");
  23. /* Temporary list of yet-to-be-attached buses */
  24. static LIST_HEAD(attach_queue);
  25. /* List if running buses */
  26. static LIST_HEAD(buses);
  27. /* Software ID counter */
  28. static unsigned int next_busnumber;
  29. /* buses_mutes locks the two buslists and the next_busnumber.
  30. * Don't lock this directly, but use ssb_buses_[un]lock() below. */
  31. static DEFINE_MUTEX(buses_mutex);
  32. /* There are differences in the codeflow, if the bus is
  33. * initialized from early boot, as various needed services
  34. * are not available early. This is a mechanism to delay
  35. * these initializations to after early boot has finished.
  36. * It's also used to avoid mutex locking, as that's not
  37. * available and needed early. */
  38. static bool ssb_is_early_boot = 1;
  39. static void ssb_buses_lock(void);
  40. static void ssb_buses_unlock(void);
  41. #ifdef CONFIG_SSB_PCIHOST
  42. struct ssb_bus *ssb_pci_dev_to_bus(struct pci_dev *pdev)
  43. {
  44. struct ssb_bus *bus;
  45. ssb_buses_lock();
  46. list_for_each_entry(bus, &buses, list) {
  47. if (bus->bustype == SSB_BUSTYPE_PCI &&
  48. bus->host_pci == pdev)
  49. goto found;
  50. }
  51. bus = NULL;
  52. found:
  53. ssb_buses_unlock();
  54. return bus;
  55. }
  56. #endif /* CONFIG_SSB_PCIHOST */
  57. static struct ssb_device *ssb_device_get(struct ssb_device *dev)
  58. {
  59. if (dev)
  60. get_device(dev->dev);
  61. return dev;
  62. }
  63. static void ssb_device_put(struct ssb_device *dev)
  64. {
  65. if (dev)
  66. put_device(dev->dev);
  67. }
  68. static int ssb_bus_resume(struct ssb_bus *bus)
  69. {
  70. int err;
  71. ssb_pci_xtal(bus, SSB_GPIO_XTAL | SSB_GPIO_PLL, 1);
  72. err = ssb_pcmcia_init(bus);
  73. if (err) {
  74. /* No need to disable XTAL, as we don't have one on PCMCIA. */
  75. return err;
  76. }
  77. ssb_chipco_resume(&bus->chipco);
  78. return 0;
  79. }
  80. static int ssb_device_resume(struct device *dev)
  81. {
  82. struct ssb_device *ssb_dev = dev_to_ssb_dev(dev);
  83. struct ssb_driver *ssb_drv;
  84. struct ssb_bus *bus;
  85. int err = 0;
  86. bus = ssb_dev->bus;
  87. if (bus->suspend_cnt == bus->nr_devices) {
  88. err = ssb_bus_resume(bus);
  89. if (err)
  90. return err;
  91. }
  92. bus->suspend_cnt--;
  93. if (dev->driver) {
  94. ssb_drv = drv_to_ssb_drv(dev->driver);
  95. if (ssb_drv && ssb_drv->resume)
  96. err = ssb_drv->resume(ssb_dev);
  97. if (err)
  98. goto out;
  99. }
  100. out:
  101. return err;
  102. }
  103. static void ssb_bus_suspend(struct ssb_bus *bus, pm_message_t state)
  104. {
  105. ssb_chipco_suspend(&bus->chipco, state);
  106. ssb_pci_xtal(bus, SSB_GPIO_XTAL | SSB_GPIO_PLL, 0);
  107. /* Reset HW state information in memory, so that HW is
  108. * completely reinitialized on resume. */
  109. bus->mapped_device = NULL;
  110. #ifdef CONFIG_SSB_DRIVER_PCICORE
  111. bus->pcicore.setup_done = 0;
  112. #endif
  113. #ifdef CONFIG_SSB_DEBUG
  114. bus->powered_up = 0;
  115. #endif
  116. }
  117. static int ssb_device_suspend(struct device *dev, pm_message_t state)
  118. {
  119. struct ssb_device *ssb_dev = dev_to_ssb_dev(dev);
  120. struct ssb_driver *ssb_drv;
  121. struct ssb_bus *bus;
  122. int err = 0;
  123. if (dev->driver) {
  124. ssb_drv = drv_to_ssb_drv(dev->driver);
  125. if (ssb_drv && ssb_drv->suspend)
  126. err = ssb_drv->suspend(ssb_dev, state);
  127. if (err)
  128. goto out;
  129. }
  130. bus = ssb_dev->bus;
  131. bus->suspend_cnt++;
  132. if (bus->suspend_cnt == bus->nr_devices) {
  133. /* All devices suspended. Shutdown the bus. */
  134. ssb_bus_suspend(bus, state);
  135. }
  136. out:
  137. return err;
  138. }
  139. #ifdef CONFIG_SSB_PCIHOST
  140. int ssb_devices_freeze(struct ssb_bus *bus)
  141. {
  142. struct ssb_device *dev;
  143. struct ssb_driver *drv;
  144. int err = 0;
  145. int i;
  146. pm_message_t state = PMSG_FREEZE;
  147. /* First check that we are capable to freeze all devices. */
  148. for (i = 0; i < bus->nr_devices; i++) {
  149. dev = &(bus->devices[i]);
  150. if (!dev->dev ||
  151. !dev->dev->driver ||
  152. !device_is_registered(dev->dev))
  153. continue;
  154. drv = drv_to_ssb_drv(dev->dev->driver);
  155. if (!drv)
  156. continue;
  157. if (!drv->suspend) {
  158. /* Nope, can't suspend this one. */
  159. return -EOPNOTSUPP;
  160. }
  161. }
  162. /* Now suspend all devices */
  163. for (i = 0; i < bus->nr_devices; i++) {
  164. dev = &(bus->devices[i]);
  165. if (!dev->dev ||
  166. !dev->dev->driver ||
  167. !device_is_registered(dev->dev))
  168. continue;
  169. drv = drv_to_ssb_drv(dev->dev->driver);
  170. if (!drv)
  171. continue;
  172. err = drv->suspend(dev, state);
  173. if (err) {
  174. ssb_printk(KERN_ERR PFX "Failed to freeze device %s\n",
  175. dev->dev->bus_id);
  176. goto err_unwind;
  177. }
  178. }
  179. return 0;
  180. err_unwind:
  181. for (i--; i >= 0; i--) {
  182. dev = &(bus->devices[i]);
  183. if (!dev->dev ||
  184. !dev->dev->driver ||
  185. !device_is_registered(dev->dev))
  186. continue;
  187. drv = drv_to_ssb_drv(dev->dev->driver);
  188. if (!drv)
  189. continue;
  190. if (drv->resume)
  191. drv->resume(dev);
  192. }
  193. return err;
  194. }
  195. int ssb_devices_thaw(struct ssb_bus *bus)
  196. {
  197. struct ssb_device *dev;
  198. struct ssb_driver *drv;
  199. int err;
  200. int i;
  201. for (i = 0; i < bus->nr_devices; i++) {
  202. dev = &(bus->devices[i]);
  203. if (!dev->dev ||
  204. !dev->dev->driver ||
  205. !device_is_registered(dev->dev))
  206. continue;
  207. drv = drv_to_ssb_drv(dev->dev->driver);
  208. if (!drv)
  209. continue;
  210. if (SSB_WARN_ON(!drv->resume))
  211. continue;
  212. err = drv->resume(dev);
  213. if (err) {
  214. ssb_printk(KERN_ERR PFX "Failed to thaw device %s\n",
  215. dev->dev->bus_id);
  216. }
  217. }
  218. return 0;
  219. }
  220. #endif /* CONFIG_SSB_PCIHOST */
  221. static void ssb_device_shutdown(struct device *dev)
  222. {
  223. struct ssb_device *ssb_dev = dev_to_ssb_dev(dev);
  224. struct ssb_driver *ssb_drv;
  225. if (!dev->driver)
  226. return;
  227. ssb_drv = drv_to_ssb_drv(dev->driver);
  228. if (ssb_drv && ssb_drv->shutdown)
  229. ssb_drv->shutdown(ssb_dev);
  230. }
  231. static int ssb_device_remove(struct device *dev)
  232. {
  233. struct ssb_device *ssb_dev = dev_to_ssb_dev(dev);
  234. struct ssb_driver *ssb_drv = drv_to_ssb_drv(dev->driver);
  235. if (ssb_drv && ssb_drv->remove)
  236. ssb_drv->remove(ssb_dev);
  237. ssb_device_put(ssb_dev);
  238. return 0;
  239. }
  240. static int ssb_device_probe(struct device *dev)
  241. {
  242. struct ssb_device *ssb_dev = dev_to_ssb_dev(dev);
  243. struct ssb_driver *ssb_drv = drv_to_ssb_drv(dev->driver);
  244. int err = 0;
  245. ssb_device_get(ssb_dev);
  246. if (ssb_drv && ssb_drv->probe)
  247. err = ssb_drv->probe(ssb_dev, &ssb_dev->id);
  248. if (err)
  249. ssb_device_put(ssb_dev);
  250. return err;
  251. }
  252. static int ssb_match_devid(const struct ssb_device_id *tabid,
  253. const struct ssb_device_id *devid)
  254. {
  255. if ((tabid->vendor != devid->vendor) &&
  256. tabid->vendor != SSB_ANY_VENDOR)
  257. return 0;
  258. if ((tabid->coreid != devid->coreid) &&
  259. tabid->coreid != SSB_ANY_ID)
  260. return 0;
  261. if ((tabid->revision != devid->revision) &&
  262. tabid->revision != SSB_ANY_REV)
  263. return 0;
  264. return 1;
  265. }
  266. static int ssb_bus_match(struct device *dev, struct device_driver *drv)
  267. {
  268. struct ssb_device *ssb_dev = dev_to_ssb_dev(dev);
  269. struct ssb_driver *ssb_drv = drv_to_ssb_drv(drv);
  270. const struct ssb_device_id *id;
  271. for (id = ssb_drv->id_table;
  272. id->vendor || id->coreid || id->revision;
  273. id++) {
  274. if (ssb_match_devid(id, &ssb_dev->id))
  275. return 1; /* found */
  276. }
  277. return 0;
  278. }
  279. static int ssb_device_uevent(struct device *dev, char **envp, int num_envp,
  280. char *buffer, int buffer_size)
  281. {
  282. struct ssb_device *ssb_dev = dev_to_ssb_dev(dev);
  283. int ret, i = 0, length = 0;
  284. if (!dev)
  285. return -ENODEV;
  286. ret = add_uevent_var(envp, num_envp, &i,
  287. buffer, buffer_size, &length,
  288. "MODALIAS=ssb:v%04Xid%04Xrev%02X",
  289. ssb_dev->id.vendor, ssb_dev->id.coreid,
  290. ssb_dev->id.revision);
  291. envp[i] = NULL;
  292. return ret;
  293. }
  294. static struct bus_type ssb_bustype = {
  295. .name = "ssb",
  296. .match = ssb_bus_match,
  297. .probe = ssb_device_probe,
  298. .remove = ssb_device_remove,
  299. .shutdown = ssb_device_shutdown,
  300. .suspend = ssb_device_suspend,
  301. .resume = ssb_device_resume,
  302. .uevent = ssb_device_uevent,
  303. };
  304. static void ssb_buses_lock(void)
  305. {
  306. /* See the comment at the ssb_is_early_boot definition */
  307. if (!ssb_is_early_boot)
  308. mutex_lock(&buses_mutex);
  309. }
  310. static void ssb_buses_unlock(void)
  311. {
  312. /* See the comment at the ssb_is_early_boot definition */
  313. if (!ssb_is_early_boot)
  314. mutex_unlock(&buses_mutex);
  315. }
  316. static void ssb_devices_unregister(struct ssb_bus *bus)
  317. {
  318. struct ssb_device *sdev;
  319. int i;
  320. for (i = bus->nr_devices - 1; i >= 0; i--) {
  321. sdev = &(bus->devices[i]);
  322. if (sdev->dev)
  323. device_unregister(sdev->dev);
  324. }
  325. }
  326. void ssb_bus_unregister(struct ssb_bus *bus)
  327. {
  328. ssb_buses_lock();
  329. ssb_devices_unregister(bus);
  330. list_del(&bus->list);
  331. ssb_buses_unlock();
  332. /* ssb_pcmcia_exit(bus); */
  333. ssb_pci_exit(bus);
  334. ssb_iounmap(bus);
  335. }
  336. EXPORT_SYMBOL(ssb_bus_unregister);
  337. static void ssb_release_dev(struct device *dev)
  338. {
  339. struct __ssb_dev_wrapper *devwrap;
  340. devwrap = container_of(dev, struct __ssb_dev_wrapper, dev);
  341. kfree(devwrap);
  342. }
  343. static int ssb_devices_register(struct ssb_bus *bus)
  344. {
  345. struct ssb_device *sdev;
  346. struct device *dev;
  347. struct __ssb_dev_wrapper *devwrap;
  348. int i, err = 0;
  349. int dev_idx = 0;
  350. for (i = 0; i < bus->nr_devices; i++) {
  351. sdev = &(bus->devices[i]);
  352. /* We don't register SSB-system devices to the kernel,
  353. * as the drivers for them are built into SSB. */
  354. switch (sdev->id.coreid) {
  355. case SSB_DEV_CHIPCOMMON:
  356. case SSB_DEV_PCI:
  357. case SSB_DEV_PCIE:
  358. case SSB_DEV_PCMCIA:
  359. case SSB_DEV_MIPS:
  360. case SSB_DEV_MIPS_3302:
  361. case SSB_DEV_EXTIF:
  362. continue;
  363. }
  364. devwrap = kzalloc(sizeof(*devwrap), GFP_KERNEL);
  365. if (!devwrap) {
  366. ssb_printk(KERN_ERR PFX
  367. "Could not allocate device\n");
  368. err = -ENOMEM;
  369. goto error;
  370. }
  371. dev = &devwrap->dev;
  372. devwrap->sdev = sdev;
  373. dev->release = ssb_release_dev;
  374. dev->bus = &ssb_bustype;
  375. snprintf(dev->bus_id, sizeof(dev->bus_id),
  376. "ssb%u:%d", bus->busnumber, dev_idx);
  377. switch (bus->bustype) {
  378. case SSB_BUSTYPE_PCI:
  379. #ifdef CONFIG_SSB_PCIHOST
  380. sdev->irq = bus->host_pci->irq;
  381. dev->parent = &bus->host_pci->dev;
  382. #endif
  383. break;
  384. case SSB_BUSTYPE_PCMCIA:
  385. #ifdef CONFIG_SSB_PCMCIAHOST
  386. dev->parent = &bus->host_pcmcia->dev;
  387. #endif
  388. break;
  389. case SSB_BUSTYPE_SSB:
  390. break;
  391. }
  392. sdev->dev = dev;
  393. err = device_register(dev);
  394. if (err) {
  395. ssb_printk(KERN_ERR PFX
  396. "Could not register %s\n",
  397. dev->bus_id);
  398. /* Set dev to NULL to not unregister
  399. * dev on error unwinding. */
  400. sdev->dev = NULL;
  401. kfree(devwrap);
  402. goto error;
  403. }
  404. dev_idx++;
  405. }
  406. return 0;
  407. error:
  408. /* Unwind the already registered devices. */
  409. ssb_devices_unregister(bus);
  410. return err;
  411. }
  412. /* Needs ssb_buses_lock() */
  413. static int ssb_attach_queued_buses(void)
  414. {
  415. struct ssb_bus *bus, *n;
  416. int err = 0;
  417. int drop_them_all = 0;
  418. list_for_each_entry_safe(bus, n, &attach_queue, list) {
  419. if (drop_them_all) {
  420. list_del(&bus->list);
  421. continue;
  422. }
  423. /* Can't init the PCIcore in ssb_bus_register(), as that
  424. * is too early in boot for embedded systems
  425. * (no udelay() available). So do it here in attach stage.
  426. */
  427. err = ssb_bus_powerup(bus, 0);
  428. if (err)
  429. goto error;
  430. ssb_pcicore_init(&bus->pcicore);
  431. ssb_bus_may_powerdown(bus);
  432. err = ssb_devices_register(bus);
  433. error:
  434. if (err) {
  435. drop_them_all = 1;
  436. list_del(&bus->list);
  437. continue;
  438. }
  439. list_move_tail(&bus->list, &buses);
  440. }
  441. return err;
  442. }
  443. static u16 ssb_ssb_read16(struct ssb_device *dev, u16 offset)
  444. {
  445. struct ssb_bus *bus = dev->bus;
  446. offset += dev->core_index * SSB_CORE_SIZE;
  447. return readw(bus->mmio + offset);
  448. }
  449. static u32 ssb_ssb_read32(struct ssb_device *dev, u16 offset)
  450. {
  451. struct ssb_bus *bus = dev->bus;
  452. offset += dev->core_index * SSB_CORE_SIZE;
  453. return readl(bus->mmio + offset);
  454. }
  455. static void ssb_ssb_write16(struct ssb_device *dev, u16 offset, u16 value)
  456. {
  457. struct ssb_bus *bus = dev->bus;
  458. offset += dev->core_index * SSB_CORE_SIZE;
  459. writew(value, bus->mmio + offset);
  460. }
  461. static void ssb_ssb_write32(struct ssb_device *dev, u16 offset, u32 value)
  462. {
  463. struct ssb_bus *bus = dev->bus;
  464. offset += dev->core_index * SSB_CORE_SIZE;
  465. writel(value, bus->mmio + offset);
  466. }
  467. /* Ops for the plain SSB bus without a host-device (no PCI or PCMCIA). */
  468. static const struct ssb_bus_ops ssb_ssb_ops = {
  469. .read16 = ssb_ssb_read16,
  470. .read32 = ssb_ssb_read32,
  471. .write16 = ssb_ssb_write16,
  472. .write32 = ssb_ssb_write32,
  473. };
  474. static int ssb_fetch_invariants(struct ssb_bus *bus,
  475. ssb_invariants_func_t get_invariants)
  476. {
  477. struct ssb_init_invariants iv;
  478. int err;
  479. memset(&iv, 0, sizeof(iv));
  480. err = get_invariants(bus, &iv);
  481. if (err)
  482. goto out;
  483. memcpy(&bus->boardinfo, &iv.boardinfo, sizeof(iv.boardinfo));
  484. memcpy(&bus->sprom, &iv.sprom, sizeof(iv.sprom));
  485. out:
  486. return err;
  487. }
  488. static int ssb_bus_register(struct ssb_bus *bus,
  489. ssb_invariants_func_t get_invariants,
  490. unsigned long baseaddr)
  491. {
  492. int err;
  493. spin_lock_init(&bus->bar_lock);
  494. INIT_LIST_HEAD(&bus->list);
  495. /* Powerup the bus */
  496. err = ssb_pci_xtal(bus, SSB_GPIO_XTAL | SSB_GPIO_PLL, 1);
  497. if (err)
  498. goto out;
  499. ssb_buses_lock();
  500. bus->busnumber = next_busnumber;
  501. /* Scan for devices (cores) */
  502. err = ssb_bus_scan(bus, baseaddr);
  503. if (err)
  504. goto err_disable_xtal;
  505. /* Init PCI-host device (if any) */
  506. err = ssb_pci_init(bus);
  507. if (err)
  508. goto err_unmap;
  509. /* Init PCMCIA-host device (if any) */
  510. err = ssb_pcmcia_init(bus);
  511. if (err)
  512. goto err_pci_exit;
  513. /* Initialize basic system devices (if available) */
  514. err = ssb_bus_powerup(bus, 0);
  515. if (err)
  516. goto err_pcmcia_exit;
  517. ssb_chipcommon_init(&bus->chipco);
  518. ssb_mipscore_init(&bus->mipscore);
  519. err = ssb_fetch_invariants(bus, get_invariants);
  520. if (err) {
  521. ssb_bus_may_powerdown(bus);
  522. goto err_pcmcia_exit;
  523. }
  524. ssb_bus_may_powerdown(bus);
  525. /* Queue it for attach.
  526. * See the comment at the ssb_is_early_boot definition. */
  527. list_add_tail(&bus->list, &attach_queue);
  528. if (!ssb_is_early_boot) {
  529. /* This is not early boot, so we must attach the bus now */
  530. err = ssb_attach_queued_buses();
  531. if (err)
  532. goto err_dequeue;
  533. }
  534. next_busnumber++;
  535. ssb_buses_unlock();
  536. out:
  537. return err;
  538. err_dequeue:
  539. list_del(&bus->list);
  540. err_pcmcia_exit:
  541. /* ssb_pcmcia_exit(bus); */
  542. err_pci_exit:
  543. ssb_pci_exit(bus);
  544. err_unmap:
  545. ssb_iounmap(bus);
  546. err_disable_xtal:
  547. ssb_buses_unlock();
  548. ssb_pci_xtal(bus, SSB_GPIO_XTAL | SSB_GPIO_PLL, 0);
  549. return err;
  550. }
  551. #ifdef CONFIG_SSB_PCIHOST
  552. int ssb_bus_pcibus_register(struct ssb_bus *bus,
  553. struct pci_dev *host_pci)
  554. {
  555. int err;
  556. bus->bustype = SSB_BUSTYPE_PCI;
  557. bus->host_pci = host_pci;
  558. bus->ops = &ssb_pci_ops;
  559. err = ssb_bus_register(bus, ssb_pci_get_invariants, 0);
  560. if (!err) {
  561. ssb_printk(KERN_INFO PFX "Sonics Silicon Backplane found on "
  562. "PCI device %s\n", host_pci->dev.bus_id);
  563. }
  564. return err;
  565. }
  566. EXPORT_SYMBOL(ssb_bus_pcibus_register);
  567. #endif /* CONFIG_SSB_PCIHOST */
  568. #ifdef CONFIG_SSB_PCMCIAHOST
  569. int ssb_bus_pcmciabus_register(struct ssb_bus *bus,
  570. struct pcmcia_device *pcmcia_dev,
  571. unsigned long baseaddr)
  572. {
  573. int err;
  574. bus->bustype = SSB_BUSTYPE_PCMCIA;
  575. bus->host_pcmcia = pcmcia_dev;
  576. bus->ops = &ssb_pcmcia_ops;
  577. err = ssb_bus_register(bus, ssb_pcmcia_get_invariants, baseaddr);
  578. if (!err) {
  579. ssb_printk(KERN_INFO PFX "Sonics Silicon Backplane found on "
  580. "PCMCIA device %s\n", pcmcia_dev->devname);
  581. }
  582. return err;
  583. }
  584. EXPORT_SYMBOL(ssb_bus_pcmciabus_register);
  585. #endif /* CONFIG_SSB_PCMCIAHOST */
  586. int ssb_bus_ssbbus_register(struct ssb_bus *bus,
  587. unsigned long baseaddr,
  588. ssb_invariants_func_t get_invariants)
  589. {
  590. int err;
  591. bus->bustype = SSB_BUSTYPE_SSB;
  592. bus->ops = &ssb_ssb_ops;
  593. err = ssb_bus_register(bus, get_invariants, baseaddr);
  594. if (!err) {
  595. ssb_printk(KERN_INFO PFX "Sonics Silicon Backplane found at "
  596. "address 0x%08lX\n", baseaddr);
  597. }
  598. return err;
  599. }
  600. int __ssb_driver_register(struct ssb_driver *drv, struct module *owner)
  601. {
  602. drv->drv.name = drv->name;
  603. drv->drv.bus = &ssb_bustype;
  604. drv->drv.owner = owner;
  605. return driver_register(&drv->drv);
  606. }
  607. EXPORT_SYMBOL(__ssb_driver_register);
  608. void ssb_driver_unregister(struct ssb_driver *drv)
  609. {
  610. driver_unregister(&drv->drv);
  611. }
  612. EXPORT_SYMBOL(ssb_driver_unregister);
  613. void ssb_set_devtypedata(struct ssb_device *dev, void *data)
  614. {
  615. struct ssb_bus *bus = dev->bus;
  616. struct ssb_device *ent;
  617. int i;
  618. for (i = 0; i < bus->nr_devices; i++) {
  619. ent = &(bus->devices[i]);
  620. if (ent->id.vendor != dev->id.vendor)
  621. continue;
  622. if (ent->id.coreid != dev->id.coreid)
  623. continue;
  624. ent->devtypedata = data;
  625. }
  626. }
  627. EXPORT_SYMBOL(ssb_set_devtypedata);
  628. static u32 clkfactor_f6_resolve(u32 v)
  629. {
  630. /* map the magic values */
  631. switch (v) {
  632. case SSB_CHIPCO_CLK_F6_2:
  633. return 2;
  634. case SSB_CHIPCO_CLK_F6_3:
  635. return 3;
  636. case SSB_CHIPCO_CLK_F6_4:
  637. return 4;
  638. case SSB_CHIPCO_CLK_F6_5:
  639. return 5;
  640. case SSB_CHIPCO_CLK_F6_6:
  641. return 6;
  642. case SSB_CHIPCO_CLK_F6_7:
  643. return 7;
  644. }
  645. return 0;
  646. }
  647. /* Calculate the speed the backplane would run at a given set of clockcontrol values */
  648. u32 ssb_calc_clock_rate(u32 plltype, u32 n, u32 m)
  649. {
  650. u32 n1, n2, clock, m1, m2, m3, mc;
  651. n1 = (n & SSB_CHIPCO_CLK_N1);
  652. n2 = ((n & SSB_CHIPCO_CLK_N2) >> SSB_CHIPCO_CLK_N2_SHIFT);
  653. switch (plltype) {
  654. case SSB_PLLTYPE_6: /* 100/200 or 120/240 only */
  655. if (m & SSB_CHIPCO_CLK_T6_MMASK)
  656. return SSB_CHIPCO_CLK_T6_M0;
  657. return SSB_CHIPCO_CLK_T6_M1;
  658. case SSB_PLLTYPE_1: /* 48Mhz base, 3 dividers */
  659. case SSB_PLLTYPE_3: /* 25Mhz, 2 dividers */
  660. case SSB_PLLTYPE_4: /* 48Mhz, 4 dividers */
  661. case SSB_PLLTYPE_7: /* 25Mhz, 4 dividers */
  662. n1 = clkfactor_f6_resolve(n1);
  663. n2 += SSB_CHIPCO_CLK_F5_BIAS;
  664. break;
  665. case SSB_PLLTYPE_2: /* 48Mhz, 4 dividers */
  666. n1 += SSB_CHIPCO_CLK_T2_BIAS;
  667. n2 += SSB_CHIPCO_CLK_T2_BIAS;
  668. SSB_WARN_ON(!((n1 >= 2) && (n1 <= 7)));
  669. SSB_WARN_ON(!((n2 >= 5) && (n2 <= 23)));
  670. break;
  671. case SSB_PLLTYPE_5: /* 25Mhz, 4 dividers */
  672. return 100000000;
  673. default:
  674. SSB_WARN_ON(1);
  675. }
  676. switch (plltype) {
  677. case SSB_PLLTYPE_3: /* 25Mhz, 2 dividers */
  678. case SSB_PLLTYPE_7: /* 25Mhz, 4 dividers */
  679. clock = SSB_CHIPCO_CLK_BASE2 * n1 * n2;
  680. break;
  681. default:
  682. clock = SSB_CHIPCO_CLK_BASE1 * n1 * n2;
  683. }
  684. if (!clock)
  685. return 0;
  686. m1 = (m & SSB_CHIPCO_CLK_M1);
  687. m2 = ((m & SSB_CHIPCO_CLK_M2) >> SSB_CHIPCO_CLK_M2_SHIFT);
  688. m3 = ((m & SSB_CHIPCO_CLK_M3) >> SSB_CHIPCO_CLK_M3_SHIFT);
  689. mc = ((m & SSB_CHIPCO_CLK_MC) >> SSB_CHIPCO_CLK_MC_SHIFT);
  690. switch (plltype) {
  691. case SSB_PLLTYPE_1: /* 48Mhz base, 3 dividers */
  692. case SSB_PLLTYPE_3: /* 25Mhz, 2 dividers */
  693. case SSB_PLLTYPE_4: /* 48Mhz, 4 dividers */
  694. case SSB_PLLTYPE_7: /* 25Mhz, 4 dividers */
  695. m1 = clkfactor_f6_resolve(m1);
  696. if ((plltype == SSB_PLLTYPE_1) ||
  697. (plltype == SSB_PLLTYPE_3))
  698. m2 += SSB_CHIPCO_CLK_F5_BIAS;
  699. else
  700. m2 = clkfactor_f6_resolve(m2);
  701. m3 = clkfactor_f6_resolve(m3);
  702. switch (mc) {
  703. case SSB_CHIPCO_CLK_MC_BYPASS:
  704. return clock;
  705. case SSB_CHIPCO_CLK_MC_M1:
  706. return (clock / m1);
  707. case SSB_CHIPCO_CLK_MC_M1M2:
  708. return (clock / (m1 * m2));
  709. case SSB_CHIPCO_CLK_MC_M1M2M3:
  710. return (clock / (m1 * m2 * m3));
  711. case SSB_CHIPCO_CLK_MC_M1M3:
  712. return (clock / (m1 * m3));
  713. }
  714. return 0;
  715. case SSB_PLLTYPE_2:
  716. m1 += SSB_CHIPCO_CLK_T2_BIAS;
  717. m2 += SSB_CHIPCO_CLK_T2M2_BIAS;
  718. m3 += SSB_CHIPCO_CLK_T2_BIAS;
  719. SSB_WARN_ON(!((m1 >= 2) && (m1 <= 7)));
  720. SSB_WARN_ON(!((m2 >= 3) && (m2 <= 10)));
  721. SSB_WARN_ON(!((m3 >= 2) && (m3 <= 7)));
  722. if (!(mc & SSB_CHIPCO_CLK_T2MC_M1BYP))
  723. clock /= m1;
  724. if (!(mc & SSB_CHIPCO_CLK_T2MC_M2BYP))
  725. clock /= m2;
  726. if (!(mc & SSB_CHIPCO_CLK_T2MC_M3BYP))
  727. clock /= m3;
  728. return clock;
  729. default:
  730. SSB_WARN_ON(1);
  731. }
  732. return 0;
  733. }
  734. /* Get the current speed the backplane is running at */
  735. u32 ssb_clockspeed(struct ssb_bus *bus)
  736. {
  737. u32 rate;
  738. u32 plltype;
  739. u32 clkctl_n, clkctl_m;
  740. if (ssb_extif_available(&bus->extif))
  741. ssb_extif_get_clockcontrol(&bus->extif, &plltype,
  742. &clkctl_n, &clkctl_m);
  743. else if (bus->chipco.dev)
  744. ssb_chipco_get_clockcontrol(&bus->chipco, &plltype,
  745. &clkctl_n, &clkctl_m);
  746. else
  747. return 0;
  748. if (bus->chip_id == 0x5365) {
  749. rate = 100000000;
  750. } else {
  751. rate = ssb_calc_clock_rate(plltype, clkctl_n, clkctl_m);
  752. if (plltype == SSB_PLLTYPE_3) /* 25Mhz, 2 dividers */
  753. rate /= 2;
  754. }
  755. return rate;
  756. }
  757. EXPORT_SYMBOL(ssb_clockspeed);
  758. static u32 ssb_tmslow_reject_bitmask(struct ssb_device *dev)
  759. {
  760. /* The REJECT bit changed position in TMSLOW between
  761. * Backplane revisions. */
  762. switch (ssb_read32(dev, SSB_IDLOW) & SSB_IDLOW_SSBREV) {
  763. case SSB_IDLOW_SSBREV_22:
  764. return SSB_TMSLOW_REJECT_22;
  765. case SSB_IDLOW_SSBREV_23:
  766. return SSB_TMSLOW_REJECT_23;
  767. default:
  768. WARN_ON(1);
  769. }
  770. return (SSB_TMSLOW_REJECT_22 | SSB_TMSLOW_REJECT_23);
  771. }
  772. int ssb_device_is_enabled(struct ssb_device *dev)
  773. {
  774. u32 val;
  775. u32 reject;
  776. reject = ssb_tmslow_reject_bitmask(dev);
  777. val = ssb_read32(dev, SSB_TMSLOW);
  778. val &= SSB_TMSLOW_CLOCK | SSB_TMSLOW_RESET | reject;
  779. return (val == SSB_TMSLOW_CLOCK);
  780. }
  781. EXPORT_SYMBOL(ssb_device_is_enabled);
  782. static void ssb_flush_tmslow(struct ssb_device *dev)
  783. {
  784. /* Make _really_ sure the device has finished the TMSLOW
  785. * register write transaction, as we risk running into
  786. * a machine check exception otherwise.
  787. * Do this by reading the register back to commit the
  788. * PCI write and delay an additional usec for the device
  789. * to react to the change. */
  790. ssb_read32(dev, SSB_TMSLOW);
  791. udelay(1);
  792. }
  793. void ssb_device_enable(struct ssb_device *dev, u32 core_specific_flags)
  794. {
  795. u32 val;
  796. ssb_device_disable(dev, core_specific_flags);
  797. ssb_write32(dev, SSB_TMSLOW,
  798. SSB_TMSLOW_RESET | SSB_TMSLOW_CLOCK |
  799. SSB_TMSLOW_FGC | core_specific_flags);
  800. ssb_flush_tmslow(dev);
  801. /* Clear SERR if set. This is a hw bug workaround. */
  802. if (ssb_read32(dev, SSB_TMSHIGH) & SSB_TMSHIGH_SERR)
  803. ssb_write32(dev, SSB_TMSHIGH, 0);
  804. val = ssb_read32(dev, SSB_IMSTATE);
  805. if (val & (SSB_IMSTATE_IBE | SSB_IMSTATE_TO)) {
  806. val &= ~(SSB_IMSTATE_IBE | SSB_IMSTATE_TO);
  807. ssb_write32(dev, SSB_IMSTATE, val);
  808. }
  809. ssb_write32(dev, SSB_TMSLOW,
  810. SSB_TMSLOW_CLOCK | SSB_TMSLOW_FGC |
  811. core_specific_flags);
  812. ssb_flush_tmslow(dev);
  813. ssb_write32(dev, SSB_TMSLOW, SSB_TMSLOW_CLOCK |
  814. core_specific_flags);
  815. ssb_flush_tmslow(dev);
  816. }
  817. EXPORT_SYMBOL(ssb_device_enable);
  818. /* Wait for a bit in a register to get set or unset.
  819. * timeout is in units of ten-microseconds */
  820. static int ssb_wait_bit(struct ssb_device *dev, u16 reg, u32 bitmask,
  821. int timeout, int set)
  822. {
  823. int i;
  824. u32 val;
  825. for (i = 0; i < timeout; i++) {
  826. val = ssb_read32(dev, reg);
  827. if (set) {
  828. if (val & bitmask)
  829. return 0;
  830. } else {
  831. if (!(val & bitmask))
  832. return 0;
  833. }
  834. udelay(10);
  835. }
  836. printk(KERN_ERR PFX "Timeout waiting for bitmask %08X on "
  837. "register %04X to %s.\n",
  838. bitmask, reg, (set ? "set" : "clear"));
  839. return -ETIMEDOUT;
  840. }
  841. void ssb_device_disable(struct ssb_device *dev, u32 core_specific_flags)
  842. {
  843. u32 reject;
  844. if (ssb_read32(dev, SSB_TMSLOW) & SSB_TMSLOW_RESET)
  845. return;
  846. reject = ssb_tmslow_reject_bitmask(dev);
  847. ssb_write32(dev, SSB_TMSLOW, reject | SSB_TMSLOW_CLOCK);
  848. ssb_wait_bit(dev, SSB_TMSLOW, reject, 1000, 1);
  849. ssb_wait_bit(dev, SSB_TMSHIGH, SSB_TMSHIGH_BUSY, 1000, 0);
  850. ssb_write32(dev, SSB_TMSLOW,
  851. SSB_TMSLOW_FGC | SSB_TMSLOW_CLOCK |
  852. reject | SSB_TMSLOW_RESET |
  853. core_specific_flags);
  854. ssb_flush_tmslow(dev);
  855. ssb_write32(dev, SSB_TMSLOW,
  856. reject | SSB_TMSLOW_RESET |
  857. core_specific_flags);
  858. ssb_flush_tmslow(dev);
  859. }
  860. EXPORT_SYMBOL(ssb_device_disable);
  861. u32 ssb_dma_translation(struct ssb_device *dev)
  862. {
  863. switch (dev->bus->bustype) {
  864. case SSB_BUSTYPE_SSB:
  865. return 0;
  866. case SSB_BUSTYPE_PCI:
  867. case SSB_BUSTYPE_PCMCIA:
  868. return SSB_PCI_DMA;
  869. }
  870. return 0;
  871. }
  872. EXPORT_SYMBOL(ssb_dma_translation);
  873. int ssb_dma_set_mask(struct ssb_device *ssb_dev, u64 mask)
  874. {
  875. struct device *dev = ssb_dev->dev;
  876. #ifdef CONFIG_SSB_PCIHOST
  877. if (ssb_dev->bus->bustype == SSB_BUSTYPE_PCI &&
  878. !dma_supported(dev, mask))
  879. return -EIO;
  880. #endif
  881. dev->coherent_dma_mask = mask;
  882. dev->dma_mask = &dev->coherent_dma_mask;
  883. return 0;
  884. }
  885. EXPORT_SYMBOL(ssb_dma_set_mask);
  886. int ssb_bus_may_powerdown(struct ssb_bus *bus)
  887. {
  888. struct ssb_chipcommon *cc;
  889. int err = 0;
  890. /* On buses where more than one core may be working
  891. * at a time, we must not powerdown stuff if there are
  892. * still cores that may want to run. */
  893. if (bus->bustype == SSB_BUSTYPE_SSB)
  894. goto out;
  895. cc = &bus->chipco;
  896. ssb_chipco_set_clockmode(cc, SSB_CLKMODE_SLOW);
  897. err = ssb_pci_xtal(bus, SSB_GPIO_XTAL | SSB_GPIO_PLL, 0);
  898. if (err)
  899. goto error;
  900. out:
  901. #ifdef CONFIG_SSB_DEBUG
  902. bus->powered_up = 0;
  903. #endif
  904. return err;
  905. error:
  906. ssb_printk(KERN_ERR PFX "Bus powerdown failed\n");
  907. goto out;
  908. }
  909. EXPORT_SYMBOL(ssb_bus_may_powerdown);
  910. int ssb_bus_powerup(struct ssb_bus *bus, bool dynamic_pctl)
  911. {
  912. struct ssb_chipcommon *cc;
  913. int err;
  914. enum ssb_clkmode mode;
  915. err = ssb_pci_xtal(bus, SSB_GPIO_XTAL | SSB_GPIO_PLL, 1);
  916. if (err)
  917. goto error;
  918. cc = &bus->chipco;
  919. mode = dynamic_pctl ? SSB_CLKMODE_DYNAMIC : SSB_CLKMODE_FAST;
  920. ssb_chipco_set_clockmode(cc, mode);
  921. #ifdef CONFIG_SSB_DEBUG
  922. bus->powered_up = 1;
  923. #endif
  924. return 0;
  925. error:
  926. ssb_printk(KERN_ERR PFX "Bus powerup failed\n");
  927. return err;
  928. }
  929. EXPORT_SYMBOL(ssb_bus_powerup);
  930. u32 ssb_admatch_base(u32 adm)
  931. {
  932. u32 base = 0;
  933. switch (adm & SSB_ADM_TYPE) {
  934. case SSB_ADM_TYPE0:
  935. base = (adm & SSB_ADM_BASE0);
  936. break;
  937. case SSB_ADM_TYPE1:
  938. SSB_WARN_ON(adm & SSB_ADM_NEG); /* unsupported */
  939. base = (adm & SSB_ADM_BASE1);
  940. break;
  941. case SSB_ADM_TYPE2:
  942. SSB_WARN_ON(adm & SSB_ADM_NEG); /* unsupported */
  943. base = (adm & SSB_ADM_BASE2);
  944. break;
  945. default:
  946. SSB_WARN_ON(1);
  947. }
  948. return base;
  949. }
  950. EXPORT_SYMBOL(ssb_admatch_base);
  951. u32 ssb_admatch_size(u32 adm)
  952. {
  953. u32 size = 0;
  954. switch (adm & SSB_ADM_TYPE) {
  955. case SSB_ADM_TYPE0:
  956. size = ((adm & SSB_ADM_SZ0) >> SSB_ADM_SZ0_SHIFT);
  957. break;
  958. case SSB_ADM_TYPE1:
  959. SSB_WARN_ON(adm & SSB_ADM_NEG); /* unsupported */
  960. size = ((adm & SSB_ADM_SZ1) >> SSB_ADM_SZ1_SHIFT);
  961. break;
  962. case SSB_ADM_TYPE2:
  963. SSB_WARN_ON(adm & SSB_ADM_NEG); /* unsupported */
  964. size = ((adm & SSB_ADM_SZ2) >> SSB_ADM_SZ2_SHIFT);
  965. break;
  966. default:
  967. SSB_WARN_ON(1);
  968. }
  969. size = (1 << (size + 1));
  970. return size;
  971. }
  972. EXPORT_SYMBOL(ssb_admatch_size);
  973. static int __init ssb_modinit(void)
  974. {
  975. int err;
  976. /* See the comment at the ssb_is_early_boot definition */
  977. ssb_is_early_boot = 0;
  978. err = bus_register(&ssb_bustype);
  979. if (err)
  980. return err;
  981. /* Maybe we already registered some buses at early boot.
  982. * Check for this and attach them
  983. */
  984. ssb_buses_lock();
  985. err = ssb_attach_queued_buses();
  986. ssb_buses_unlock();
  987. if (err)
  988. bus_unregister(&ssb_bustype);
  989. err = b43_pci_ssb_bridge_init();
  990. if (err) {
  991. ssb_printk(KERN_ERR "Broadcom 43xx PCI-SSB-bridge "
  992. "initialization failed");
  993. /* don't fail SSB init because of this */
  994. err = 0;
  995. }
  996. return err;
  997. }
  998. subsys_initcall(ssb_modinit);
  999. static void __exit ssb_modexit(void)
  1000. {
  1001. b43_pci_ssb_bridge_exit();
  1002. bus_unregister(&ssb_bustype);
  1003. }
  1004. module_exit(ssb_modexit)