mach-crag6410.c 19 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313314315316317318319320321322323324325326327328329330331332333334335336337338339340341342343344345346347348349350351352353354355356357358359360361362363364365366367368369370371372373374375376377378379380381382383384385386387388389390391392393394395396397398399400401402403404405406407408409410411412413414415416417418419420421422423424425426427428429430431432433434435436437438439440441442443444445446447448449450451452453454455456457458459460461462463464465466467468469470471472473474475476477478479480481482483484485486487488489490491492493494495496497498499500501502503504505506507508509510511512513514515516517518519520521522523524525526527528529530531532533534535536537538539540541542543544545546547548549550551552553554555556557558559560561562563564565566567568569570571572573574575576577578579580581582583584585586587588589590591592593594595596597598599600601602603604605606607608609610611612613614615616617618619620621622623624625626627628629630631632633634635636637638639640641642643644645646647648649650651652653654655656657658659660661662663664665666667668669670671672673674675676677678679680681682683684685686687688689690691692693694695696697698699700701702703704705706707708709710711712713714715716717718719720721722723724725726727728729730731732733734735736737738739740741742743744745746747748749750751752753754755756757758759760761762763764765766767768769770771772773774775776777778779780781782783784785786787788789790791792793794795796797798799800801802803804805806807808809810811812
  1. /* linux/arch/arm/mach-s3c64xx/mach-crag6410.c
  2. *
  3. * Copyright 2011 Wolfson Microelectronics plc
  4. * Mark Brown <broonie@opensource.wolfsonmicro.com>
  5. *
  6. * Copyright 2011 Simtec Electronics
  7. * Ben Dooks <ben@simtec.co.uk>
  8. *
  9. * This program is free software; you can redistribute it and/or modify
  10. * it under the terms of the GNU General Public License version 2 as
  11. * published by the Free Software Foundation.
  12. */
  13. #include <linux/kernel.h>
  14. #include <linux/list.h>
  15. #include <linux/serial_core.h>
  16. #include <linux/platform_device.h>
  17. #include <linux/fb.h>
  18. #include <linux/io.h>
  19. #include <linux/init.h>
  20. #include <linux/gpio.h>
  21. #include <linux/leds.h>
  22. #include <linux/delay.h>
  23. #include <linux/mmc/host.h>
  24. #include <linux/regulator/machine.h>
  25. #include <linux/regulator/fixed.h>
  26. #include <linux/pwm_backlight.h>
  27. #include <linux/dm9000.h>
  28. #include <linux/gpio_keys.h>
  29. #include <linux/basic_mmio_gpio.h>
  30. #include <linux/spi/spi.h>
  31. #include <linux/i2c/pca953x.h>
  32. #include <video/platform_lcd.h>
  33. #include <linux/mfd/wm831x/core.h>
  34. #include <linux/mfd/wm831x/pdata.h>
  35. #include <linux/mfd/wm831x/irq.h>
  36. #include <linux/mfd/wm831x/gpio.h>
  37. #include <sound/wm1250-ev1.h>
  38. #include <asm/hardware/vic.h>
  39. #include <asm/mach/arch.h>
  40. #include <asm/mach-types.h>
  41. #include <mach/hardware.h>
  42. #include <mach/map.h>
  43. #include <mach/regs-sys.h>
  44. #include <mach/regs-gpio.h>
  45. #include <mach/regs-modem.h>
  46. #include <mach/crag6410.h>
  47. #include <mach/regs-gpio-memport.h>
  48. #include <plat/regs-serial.h>
  49. #include <plat/regs-fb-v4.h>
  50. #include <plat/fb.h>
  51. #include <plat/sdhci.h>
  52. #include <plat/gpio-cfg.h>
  53. #include <plat/s3c64xx-spi.h>
  54. #include <plat/keypad.h>
  55. #include <plat/clock.h>
  56. #include <plat/devs.h>
  57. #include <plat/cpu.h>
  58. #include <plat/adc.h>
  59. #include <plat/iic.h>
  60. #include <plat/pm.h>
  61. #include "common.h"
  62. /* serial port setup */
  63. #define UCON (S3C2410_UCON_DEFAULT | S3C2410_UCON_UCLK)
  64. #define ULCON (S3C2410_LCON_CS8 | S3C2410_LCON_PNONE | S3C2410_LCON_STOPB)
  65. #define UFCON (S3C2410_UFCON_RXTRIG8 | S3C2410_UFCON_FIFOMODE)
  66. static struct s3c2410_uartcfg crag6410_uartcfgs[] __initdata = {
  67. [0] = {
  68. .hwport = 0,
  69. .flags = 0,
  70. .ucon = UCON,
  71. .ulcon = ULCON,
  72. .ufcon = UFCON,
  73. },
  74. [1] = {
  75. .hwport = 1,
  76. .flags = 0,
  77. .ucon = UCON,
  78. .ulcon = ULCON,
  79. .ufcon = UFCON,
  80. },
  81. [2] = {
  82. .hwport = 2,
  83. .flags = 0,
  84. .ucon = UCON,
  85. .ulcon = ULCON,
  86. .ufcon = UFCON,
  87. },
  88. [3] = {
  89. .hwport = 3,
  90. .flags = 0,
  91. .ucon = UCON,
  92. .ulcon = ULCON,
  93. .ufcon = UFCON,
  94. },
  95. };
  96. static struct platform_pwm_backlight_data crag6410_backlight_data = {
  97. .pwm_id = 0,
  98. .max_brightness = 1000,
  99. .dft_brightness = 600,
  100. .pwm_period_ns = 100000, /* about 1kHz */
  101. };
  102. static struct platform_device crag6410_backlight_device = {
  103. .name = "pwm-backlight",
  104. .id = -1,
  105. .dev = {
  106. .parent = &s3c_device_timer[0].dev,
  107. .platform_data = &crag6410_backlight_data,
  108. },
  109. };
  110. static void crag6410_lcd_power_set(struct plat_lcd_data *pd, unsigned int power)
  111. {
  112. pr_debug("%s: setting power %d\n", __func__, power);
  113. if (power) {
  114. gpio_set_value(S3C64XX_GPB(0), 1);
  115. msleep(1);
  116. s3c_gpio_cfgpin(S3C64XX_GPF(14), S3C_GPIO_SFN(2));
  117. } else {
  118. gpio_direction_output(S3C64XX_GPF(14), 0);
  119. gpio_set_value(S3C64XX_GPB(0), 0);
  120. }
  121. }
  122. static struct platform_device crag6410_lcd_powerdev = {
  123. .name = "platform-lcd",
  124. .id = -1,
  125. .dev.parent = &s3c_device_fb.dev,
  126. .dev.platform_data = &(struct plat_lcd_data) {
  127. .set_power = crag6410_lcd_power_set,
  128. },
  129. };
  130. /* 640x480 URT */
  131. static struct s3c_fb_pd_win crag6410_fb_win0 = {
  132. /* this is to ensure we use win0 */
  133. .win_mode = {
  134. .left_margin = 150,
  135. .right_margin = 80,
  136. .upper_margin = 40,
  137. .lower_margin = 5,
  138. .hsync_len = 40,
  139. .vsync_len = 5,
  140. .xres = 640,
  141. .yres = 480,
  142. },
  143. .max_bpp = 32,
  144. .default_bpp = 16,
  145. .virtual_y = 480 * 2,
  146. .virtual_x = 640,
  147. };
  148. /* 405566 clocks per frame => 60Hz refresh requires 24333960Hz clock */
  149. static struct s3c_fb_platdata crag6410_lcd_pdata __initdata = {
  150. .setup_gpio = s3c64xx_fb_gpio_setup_24bpp,
  151. .win[0] = &crag6410_fb_win0,
  152. .vidcon0 = VIDCON0_VIDOUT_RGB | VIDCON0_PNRMODE_RGB,
  153. .vidcon1 = VIDCON1_INV_HSYNC | VIDCON1_INV_VSYNC,
  154. };
  155. /* 2x6 keypad */
  156. static uint32_t crag6410_keymap[] __initdata = {
  157. /* KEY(row, col, keycode) */
  158. KEY(0, 0, KEY_VOLUMEUP),
  159. KEY(0, 1, KEY_HOME),
  160. KEY(0, 2, KEY_VOLUMEDOWN),
  161. KEY(0, 3, KEY_HELP),
  162. KEY(0, 4, KEY_MENU),
  163. KEY(0, 5, KEY_MEDIA),
  164. KEY(1, 0, 232),
  165. KEY(1, 1, KEY_DOWN),
  166. KEY(1, 2, KEY_LEFT),
  167. KEY(1, 3, KEY_UP),
  168. KEY(1, 4, KEY_RIGHT),
  169. KEY(1, 5, KEY_CAMERA),
  170. };
  171. static struct matrix_keymap_data crag6410_keymap_data __initdata = {
  172. .keymap = crag6410_keymap,
  173. .keymap_size = ARRAY_SIZE(crag6410_keymap),
  174. };
  175. static struct samsung_keypad_platdata crag6410_keypad_data __initdata = {
  176. .keymap_data = &crag6410_keymap_data,
  177. .rows = 2,
  178. .cols = 6,
  179. };
  180. static struct gpio_keys_button crag6410_gpio_keys[] = {
  181. [0] = {
  182. .code = KEY_SUSPEND,
  183. .gpio = S3C64XX_GPL(10), /* EINT 18 */
  184. .type = EV_KEY,
  185. .wakeup = 1,
  186. .active_low = 1,
  187. },
  188. [1] = {
  189. .code = SW_FRONT_PROXIMITY,
  190. .gpio = S3C64XX_GPN(11), /* EINT 11 */
  191. .type = EV_SW,
  192. },
  193. };
  194. static struct gpio_keys_platform_data crag6410_gpio_keydata = {
  195. .buttons = crag6410_gpio_keys,
  196. .nbuttons = ARRAY_SIZE(crag6410_gpio_keys),
  197. };
  198. static struct platform_device crag6410_gpio_keydev = {
  199. .name = "gpio-keys",
  200. .id = 0,
  201. .dev.platform_data = &crag6410_gpio_keydata,
  202. };
  203. static struct resource crag6410_dm9k_resource[] = {
  204. [0] = {
  205. .start = S3C64XX_PA_XM0CSN5,
  206. .end = S3C64XX_PA_XM0CSN5 + 1,
  207. .flags = IORESOURCE_MEM,
  208. },
  209. [1] = {
  210. .start = S3C64XX_PA_XM0CSN5 + (1 << 8),
  211. .end = S3C64XX_PA_XM0CSN5 + (1 << 8) + 1,
  212. .flags = IORESOURCE_MEM,
  213. },
  214. [2] = {
  215. .start = S3C_EINT(17),
  216. .end = S3C_EINT(17),
  217. .flags = IORESOURCE_IRQ | IORESOURCE_IRQ_HIGHLEVEL,
  218. },
  219. };
  220. static struct dm9000_plat_data mini6410_dm9k_pdata = {
  221. .flags = DM9000_PLATF_16BITONLY,
  222. };
  223. static struct platform_device crag6410_dm9k_device = {
  224. .name = "dm9000",
  225. .id = -1,
  226. .num_resources = ARRAY_SIZE(crag6410_dm9k_resource),
  227. .resource = crag6410_dm9k_resource,
  228. .dev.platform_data = &mini6410_dm9k_pdata,
  229. };
  230. static struct resource crag6410_mmgpio_resource[] = {
  231. [0] = {
  232. .name = "dat",
  233. .start = S3C64XX_PA_XM0CSN4 + 1,
  234. .end = S3C64XX_PA_XM0CSN4 + 1,
  235. .flags = IORESOURCE_MEM,
  236. },
  237. };
  238. static struct platform_device crag6410_mmgpio = {
  239. .name = "basic-mmio-gpio",
  240. .id = -1,
  241. .resource = crag6410_mmgpio_resource,
  242. .num_resources = ARRAY_SIZE(crag6410_mmgpio_resource),
  243. .dev.platform_data = &(struct bgpio_pdata) {
  244. .base = MMGPIO_GPIO_BASE,
  245. },
  246. };
  247. static struct platform_device speyside_device = {
  248. .name = "speyside",
  249. .id = -1,
  250. };
  251. static struct platform_device lowland_device = {
  252. .name = "lowland",
  253. .id = -1,
  254. };
  255. static struct platform_device tobermory_device = {
  256. .name = "tobermory",
  257. .id = -1,
  258. };
  259. static struct platform_device littlemill_device = {
  260. .name = "littlemill",
  261. .id = -1,
  262. };
  263. static struct regulator_consumer_supply wallvdd_consumers[] = {
  264. REGULATOR_SUPPLY("SPKVDD", "1-001a"),
  265. REGULATOR_SUPPLY("SPKVDD1", "1-001a"),
  266. REGULATOR_SUPPLY("SPKVDD2", "1-001a"),
  267. REGULATOR_SUPPLY("SPKVDDL", "1-001a"),
  268. REGULATOR_SUPPLY("SPKVDDR", "1-001a"),
  269. };
  270. static struct regulator_init_data wallvdd_data = {
  271. .constraints = {
  272. .always_on = 1,
  273. },
  274. .num_consumer_supplies = ARRAY_SIZE(wallvdd_consumers),
  275. .consumer_supplies = wallvdd_consumers,
  276. };
  277. static struct fixed_voltage_config wallvdd_pdata = {
  278. .supply_name = "WALLVDD",
  279. .microvolts = 5000000,
  280. .init_data = &wallvdd_data,
  281. .gpio = -EINVAL,
  282. };
  283. static struct platform_device wallvdd_device = {
  284. .name = "reg-fixed-voltage",
  285. .id = -1,
  286. .dev = {
  287. .platform_data = &wallvdd_pdata,
  288. },
  289. };
  290. static struct platform_device *crag6410_devices[] __initdata = {
  291. &s3c_device_hsmmc0,
  292. &s3c_device_hsmmc2,
  293. &s3c_device_i2c0,
  294. &s3c_device_i2c1,
  295. &s3c_device_fb,
  296. &s3c_device_ohci,
  297. &s3c_device_usb_hsotg,
  298. &s3c_device_timer[0],
  299. &s3c64xx_device_iis0,
  300. &s3c64xx_device_iis1,
  301. &samsung_asoc_dma,
  302. &samsung_device_keypad,
  303. &crag6410_gpio_keydev,
  304. &crag6410_dm9k_device,
  305. &s3c64xx_device_spi0,
  306. &crag6410_mmgpio,
  307. &crag6410_lcd_powerdev,
  308. &crag6410_backlight_device,
  309. &speyside_device,
  310. &tobermory_device,
  311. &littlemill_device,
  312. &lowland_device,
  313. &wallvdd_device,
  314. };
  315. static struct pca953x_platform_data crag6410_pca_data = {
  316. .gpio_base = PCA935X_GPIO_BASE,
  317. .irq_base = -1,
  318. };
  319. /* VDDARM is controlled by DVS1 connected to GPK(0) */
  320. static struct wm831x_buckv_pdata vddarm_pdata = {
  321. .dvs_control_src = 1,
  322. .dvs_gpio = S3C64XX_GPK(0),
  323. };
  324. static struct regulator_consumer_supply vddarm_consumers[] __initdata = {
  325. REGULATOR_SUPPLY("vddarm", NULL),
  326. };
  327. static struct regulator_init_data vddarm __initdata = {
  328. .constraints = {
  329. .name = "VDDARM",
  330. .min_uV = 1000000,
  331. .max_uV = 1300000,
  332. .always_on = 1,
  333. .valid_ops_mask = REGULATOR_CHANGE_VOLTAGE,
  334. },
  335. .num_consumer_supplies = ARRAY_SIZE(vddarm_consumers),
  336. .consumer_supplies = vddarm_consumers,
  337. .supply_regulator = "WALLVDD",
  338. .driver_data = &vddarm_pdata,
  339. };
  340. static struct regulator_consumer_supply vddint_consumers[] __initdata = {
  341. REGULATOR_SUPPLY("vddint", NULL),
  342. };
  343. static struct regulator_init_data vddint __initdata = {
  344. .constraints = {
  345. .name = "VDDINT",
  346. .min_uV = 1000000,
  347. .max_uV = 1200000,
  348. .always_on = 1,
  349. .valid_ops_mask = REGULATOR_CHANGE_VOLTAGE,
  350. },
  351. .num_consumer_supplies = ARRAY_SIZE(vddint_consumers),
  352. .consumer_supplies = vddint_consumers,
  353. .supply_regulator = "WALLVDD",
  354. };
  355. static struct regulator_init_data vddmem __initdata = {
  356. .constraints = {
  357. .name = "VDDMEM",
  358. .always_on = 1,
  359. },
  360. };
  361. static struct regulator_init_data vddsys __initdata = {
  362. .constraints = {
  363. .name = "VDDSYS,VDDEXT,VDDPCM,VDDSS",
  364. .always_on = 1,
  365. },
  366. };
  367. static struct regulator_consumer_supply vddmmc_consumers[] __initdata = {
  368. REGULATOR_SUPPLY("vmmc", "s3c-sdhci.0"),
  369. REGULATOR_SUPPLY("vmmc", "s3c-sdhci.1"),
  370. REGULATOR_SUPPLY("vmmc", "s3c-sdhci.2"),
  371. };
  372. static struct regulator_init_data vddmmc __initdata = {
  373. .constraints = {
  374. .name = "VDDMMC,UH",
  375. .always_on = 1,
  376. },
  377. .num_consumer_supplies = ARRAY_SIZE(vddmmc_consumers),
  378. .consumer_supplies = vddmmc_consumers,
  379. .supply_regulator = "WALLVDD",
  380. };
  381. static struct regulator_init_data vddotgi __initdata = {
  382. .constraints = {
  383. .name = "VDDOTGi",
  384. .always_on = 1,
  385. },
  386. .supply_regulator = "WALLVDD",
  387. };
  388. static struct regulator_init_data vddotg __initdata = {
  389. .constraints = {
  390. .name = "VDDOTG",
  391. .always_on = 1,
  392. },
  393. .supply_regulator = "WALLVDD",
  394. };
  395. static struct regulator_init_data vddhi __initdata = {
  396. .constraints = {
  397. .name = "VDDHI",
  398. .always_on = 1,
  399. },
  400. .supply_regulator = "WALLVDD",
  401. };
  402. static struct regulator_init_data vddadc __initdata = {
  403. .constraints = {
  404. .name = "VDDADC,VDDDAC",
  405. .always_on = 1,
  406. },
  407. .supply_regulator = "WALLVDD",
  408. };
  409. static struct regulator_init_data vddmem0 __initdata = {
  410. .constraints = {
  411. .name = "VDDMEM0",
  412. .always_on = 1,
  413. },
  414. .supply_regulator = "WALLVDD",
  415. };
  416. static struct regulator_init_data vddpll __initdata = {
  417. .constraints = {
  418. .name = "VDDPLL",
  419. .always_on = 1,
  420. },
  421. .supply_regulator = "WALLVDD",
  422. };
  423. static struct regulator_init_data vddlcd __initdata = {
  424. .constraints = {
  425. .name = "VDDLCD",
  426. .always_on = 1,
  427. },
  428. .supply_regulator = "WALLVDD",
  429. };
  430. static struct regulator_init_data vddalive __initdata = {
  431. .constraints = {
  432. .name = "VDDALIVE",
  433. .always_on = 1,
  434. },
  435. .supply_regulator = "WALLVDD",
  436. };
  437. static struct wm831x_backup_pdata banff_backup_pdata __initdata = {
  438. .charger_enable = 1,
  439. .vlim = 2500, /* mV */
  440. .ilim = 200, /* uA */
  441. };
  442. static struct wm831x_status_pdata banff_red_led __initdata = {
  443. .name = "banff:red:",
  444. .default_src = WM831X_STATUS_MANUAL,
  445. };
  446. static struct wm831x_status_pdata banff_green_led __initdata = {
  447. .name = "banff:green:",
  448. .default_src = WM831X_STATUS_MANUAL,
  449. };
  450. static struct wm831x_touch_pdata touch_pdata __initdata = {
  451. .data_irq = S3C_EINT(26),
  452. .pd_irq = S3C_EINT(27),
  453. };
  454. static struct wm831x_pdata crag_pmic_pdata __initdata = {
  455. .wm831x_num = 1,
  456. .irq_base = BANFF_PMIC_IRQ_BASE,
  457. .gpio_base = BANFF_PMIC_GPIO_BASE,
  458. .soft_shutdown = true,
  459. .backup = &banff_backup_pdata,
  460. .gpio_defaults = {
  461. /* GPIO5: DVS1_REQ - CMOS, DBVDD, active high */
  462. [4] = WM831X_GPN_DIR | WM831X_GPN_POL | WM831X_GPN_ENA | 0x8,
  463. /* GPIO11: Touchscreen data - CMOS, DBVDD, active high*/
  464. [10] = WM831X_GPN_POL | WM831X_GPN_ENA | 0x6,
  465. /* GPIO12: Touchscreen pen down - CMOS, DBVDD, active high*/
  466. [11] = WM831X_GPN_POL | WM831X_GPN_ENA | 0x7,
  467. },
  468. .dcdc = {
  469. &vddarm, /* DCDC1 */
  470. &vddint, /* DCDC2 */
  471. &vddmem, /* DCDC3 */
  472. },
  473. .ldo = {
  474. &vddsys, /* LDO1 */
  475. &vddmmc, /* LDO2 */
  476. NULL, /* LDO3 */
  477. &vddotgi, /* LDO4 */
  478. &vddotg, /* LDO5 */
  479. &vddhi, /* LDO6 */
  480. &vddadc, /* LDO7 */
  481. &vddmem0, /* LDO8 */
  482. &vddpll, /* LDO9 */
  483. &vddlcd, /* LDO10 */
  484. &vddalive, /* LDO11 */
  485. },
  486. .status = {
  487. &banff_green_led,
  488. &banff_red_led,
  489. },
  490. .touch = &touch_pdata,
  491. };
  492. static struct i2c_board_info i2c_devs0[] __initdata = {
  493. { I2C_BOARD_INFO("24c08", 0x50), },
  494. { I2C_BOARD_INFO("tca6408", 0x20),
  495. .platform_data = &crag6410_pca_data,
  496. },
  497. { I2C_BOARD_INFO("wm8312", 0x34),
  498. .platform_data = &crag_pmic_pdata,
  499. .irq = S3C_EINT(23),
  500. },
  501. };
  502. static struct s3c2410_platform_i2c i2c0_pdata = {
  503. .frequency = 400000,
  504. };
  505. static struct regulator_consumer_supply pvdd_1v2_consumers[] __initdata = {
  506. REGULATOR_SUPPLY("DCVDD", "spi0.0"),
  507. REGULATOR_SUPPLY("AVDD", "spi0.0"),
  508. };
  509. static struct regulator_init_data pvdd_1v2 __initdata = {
  510. .constraints = {
  511. .name = "PVDD_1V2",
  512. .valid_ops_mask = REGULATOR_CHANGE_STATUS,
  513. },
  514. .consumer_supplies = pvdd_1v2_consumers,
  515. .num_consumer_supplies = ARRAY_SIZE(pvdd_1v2_consumers),
  516. };
  517. static struct regulator_consumer_supply pvdd_1v8_consumers[] __initdata = {
  518. REGULATOR_SUPPLY("LDOVDD", "1-001a"),
  519. REGULATOR_SUPPLY("PLLVDD", "1-001a"),
  520. REGULATOR_SUPPLY("DBVDD", "1-001a"),
  521. REGULATOR_SUPPLY("DBVDD1", "1-001a"),
  522. REGULATOR_SUPPLY("DBVDD2", "1-001a"),
  523. REGULATOR_SUPPLY("DBVDD3", "1-001a"),
  524. REGULATOR_SUPPLY("CPVDD", "1-001a"),
  525. REGULATOR_SUPPLY("AVDD2", "1-001a"),
  526. REGULATOR_SUPPLY("DCVDD", "1-001a"),
  527. REGULATOR_SUPPLY("AVDD", "1-001a"),
  528. REGULATOR_SUPPLY("DBVDD", "spi0.0"),
  529. };
  530. static struct regulator_init_data pvdd_1v8 __initdata = {
  531. .constraints = {
  532. .name = "PVDD_1V8",
  533. .always_on = 1,
  534. },
  535. .consumer_supplies = pvdd_1v8_consumers,
  536. .num_consumer_supplies = ARRAY_SIZE(pvdd_1v8_consumers),
  537. };
  538. static struct regulator_consumer_supply pvdd_3v3_consumers[] __initdata = {
  539. REGULATOR_SUPPLY("MICVDD", "1-001a"),
  540. REGULATOR_SUPPLY("AVDD1", "1-001a"),
  541. };
  542. static struct regulator_init_data pvdd_3v3 __initdata = {
  543. .constraints = {
  544. .name = "PVDD_3V3",
  545. .always_on = 1,
  546. },
  547. .consumer_supplies = pvdd_3v3_consumers,
  548. .num_consumer_supplies = ARRAY_SIZE(pvdd_3v3_consumers),
  549. };
  550. static struct wm831x_pdata glenfarclas_pmic_pdata __initdata = {
  551. .wm831x_num = 2,
  552. .irq_base = GLENFARCLAS_PMIC_IRQ_BASE,
  553. .gpio_base = GLENFARCLAS_PMIC_GPIO_BASE,
  554. .soft_shutdown = true,
  555. .gpio_defaults = {
  556. /* GPIO1-3: IRQ inputs, rising edge triggered, CMOS */
  557. [0] = WM831X_GPN_DIR | WM831X_GPN_POL | WM831X_GPN_ENA,
  558. [1] = WM831X_GPN_DIR | WM831X_GPN_POL | WM831X_GPN_ENA,
  559. [2] = WM831X_GPN_DIR | WM831X_GPN_POL | WM831X_GPN_ENA,
  560. },
  561. .dcdc = {
  562. &pvdd_1v2, /* DCDC1 */
  563. &pvdd_1v8, /* DCDC2 */
  564. &pvdd_3v3, /* DCDC3 */
  565. },
  566. .disable_touch = true,
  567. };
  568. static struct wm1250_ev1_pdata wm1250_ev1_pdata = {
  569. .gpios = {
  570. [WM1250_EV1_GPIO_CLK_ENA] = S3C64XX_GPN(12),
  571. [WM1250_EV1_GPIO_CLK_SEL0] = S3C64XX_GPL(12),
  572. [WM1250_EV1_GPIO_CLK_SEL1] = S3C64XX_GPL(13),
  573. [WM1250_EV1_GPIO_OSR] = S3C64XX_GPL(14),
  574. [WM1250_EV1_GPIO_MASTER] = S3C64XX_GPL(8),
  575. },
  576. };
  577. static struct i2c_board_info i2c_devs1[] __initdata = {
  578. { I2C_BOARD_INFO("wm8311", 0x34),
  579. .irq = S3C_EINT(0),
  580. .platform_data = &glenfarclas_pmic_pdata },
  581. { I2C_BOARD_INFO("wlf-gf-module", 0x24) },
  582. { I2C_BOARD_INFO("wlf-gf-module", 0x25) },
  583. { I2C_BOARD_INFO("wlf-gf-module", 0x26) },
  584. { I2C_BOARD_INFO("wm1250-ev1", 0x27),
  585. .platform_data = &wm1250_ev1_pdata },
  586. };
  587. static struct s3c2410_platform_i2c i2c1_pdata = {
  588. .frequency = 400000,
  589. .bus_num = 1,
  590. };
  591. static void __init crag6410_map_io(void)
  592. {
  593. s3c64xx_init_io(NULL, 0);
  594. s3c24xx_init_clocks(12000000);
  595. s3c24xx_init_uarts(crag6410_uartcfgs, ARRAY_SIZE(crag6410_uartcfgs));
  596. /* LCD type and Bypass set by bootloader */
  597. }
  598. static struct s3c_sdhci_platdata crag6410_hsmmc2_pdata = {
  599. .max_width = 4,
  600. .cd_type = S3C_SDHCI_CD_PERMANENT,
  601. .host_caps = MMC_CAP_POWER_OFF_CARD,
  602. };
  603. static void crag6410_cfg_sdhci0(struct platform_device *dev, int width)
  604. {
  605. /* Set all the necessary GPG pins to special-function 2 */
  606. s3c_gpio_cfgrange_nopull(S3C64XX_GPG(0), 2 + width, S3C_GPIO_SFN(2));
  607. /* force card-detected for prototype 0 */
  608. s3c_gpio_setpull(S3C64XX_GPG(6), S3C_GPIO_PULL_DOWN);
  609. }
  610. static struct s3c_sdhci_platdata crag6410_hsmmc0_pdata = {
  611. .max_width = 4,
  612. .cd_type = S3C_SDHCI_CD_INTERNAL,
  613. .cfg_gpio = crag6410_cfg_sdhci0,
  614. .host_caps = MMC_CAP_POWER_OFF_CARD,
  615. };
  616. static const struct gpio_led gpio_leds[] = {
  617. {
  618. .name = "d13:green:",
  619. .gpio = MMGPIO_GPIO_BASE + 0,
  620. .default_state = LEDS_GPIO_DEFSTATE_ON,
  621. },
  622. {
  623. .name = "d14:green:",
  624. .gpio = MMGPIO_GPIO_BASE + 1,
  625. .default_state = LEDS_GPIO_DEFSTATE_ON,
  626. },
  627. {
  628. .name = "d15:green:",
  629. .gpio = MMGPIO_GPIO_BASE + 2,
  630. .default_state = LEDS_GPIO_DEFSTATE_ON,
  631. },
  632. {
  633. .name = "d16:green:",
  634. .gpio = MMGPIO_GPIO_BASE + 3,
  635. .default_state = LEDS_GPIO_DEFSTATE_ON,
  636. },
  637. {
  638. .name = "d17:green:",
  639. .gpio = MMGPIO_GPIO_BASE + 4,
  640. .default_state = LEDS_GPIO_DEFSTATE_ON,
  641. },
  642. {
  643. .name = "d18:green:",
  644. .gpio = MMGPIO_GPIO_BASE + 5,
  645. .default_state = LEDS_GPIO_DEFSTATE_ON,
  646. },
  647. {
  648. .name = "d19:green:",
  649. .gpio = MMGPIO_GPIO_BASE + 6,
  650. .default_state = LEDS_GPIO_DEFSTATE_ON,
  651. },
  652. {
  653. .name = "d20:green:",
  654. .gpio = MMGPIO_GPIO_BASE + 7,
  655. .default_state = LEDS_GPIO_DEFSTATE_ON,
  656. },
  657. };
  658. static const struct gpio_led_platform_data gpio_leds_pdata = {
  659. .leds = gpio_leds,
  660. .num_leds = ARRAY_SIZE(gpio_leds),
  661. };
  662. static void __init crag6410_machine_init(void)
  663. {
  664. /* Open drain IRQs need pullups */
  665. s3c_gpio_setpull(S3C64XX_GPM(0), S3C_GPIO_PULL_UP);
  666. s3c_gpio_setpull(S3C64XX_GPN(0), S3C_GPIO_PULL_UP);
  667. gpio_request(S3C64XX_GPB(0), "LCD power");
  668. gpio_direction_output(S3C64XX_GPB(0), 0);
  669. gpio_request(S3C64XX_GPF(14), "LCD PWM");
  670. gpio_direction_output(S3C64XX_GPF(14), 0); /* turn off */
  671. gpio_request(S3C64XX_GPB(1), "SD power");
  672. gpio_direction_output(S3C64XX_GPB(1), 0);
  673. gpio_request(S3C64XX_GPF(10), "nRESETSEL");
  674. gpio_direction_output(S3C64XX_GPF(10), 1);
  675. s3c_sdhci0_set_platdata(&crag6410_hsmmc0_pdata);
  676. s3c_sdhci2_set_platdata(&crag6410_hsmmc2_pdata);
  677. s3c_i2c0_set_platdata(&i2c0_pdata);
  678. s3c_i2c1_set_platdata(&i2c1_pdata);
  679. s3c_fb_set_platdata(&crag6410_lcd_pdata);
  680. i2c_register_board_info(0, i2c_devs0, ARRAY_SIZE(i2c_devs0));
  681. i2c_register_board_info(1, i2c_devs1, ARRAY_SIZE(i2c_devs1));
  682. samsung_keypad_set_platdata(&crag6410_keypad_data);
  683. s3c64xx_spi0_set_platdata(&s3c64xx_spi0_pdata, 0, 1);
  684. platform_add_devices(crag6410_devices, ARRAY_SIZE(crag6410_devices));
  685. gpio_led_register_device(-1, &gpio_leds_pdata);
  686. regulator_has_full_constraints();
  687. s3c64xx_pm_init();
  688. }
  689. MACHINE_START(WLF_CRAGG_6410, "Wolfson Cragganmore 6410")
  690. /* Maintainer: Mark Brown <broonie@opensource.wolfsonmicro.com> */
  691. .atag_offset = 0x100,
  692. .init_irq = s3c6410_init_irq,
  693. .handle_irq = vic_handle_irq,
  694. .map_io = crag6410_map_io,
  695. .init_machine = crag6410_machine_init,
  696. .timer = &s3c24xx_timer,
  697. .restart = s3c64xx_restart,
  698. MACHINE_END