mcp-sa11x0.c 7.1 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313314315316317318319320
  1. /*
  2. * linux/drivers/mfd/mcp-sa11x0.c
  3. *
  4. * Copyright (C) 2001-2005 Russell King
  5. *
  6. * This program is free software; you can redistribute it and/or modify
  7. * it under the terms of the GNU General Public License as published by
  8. * the Free Software Foundation; either version 2 of the License.
  9. *
  10. * SA11x0 MCP (Multimedia Communications Port) driver.
  11. *
  12. * MCP read/write timeouts from Jordi Colomer, rehacked by rmk.
  13. */
  14. #include <linux/module.h>
  15. #include <linux/init.h>
  16. #include <linux/io.h>
  17. #include <linux/errno.h>
  18. #include <linux/kernel.h>
  19. #include <linux/delay.h>
  20. #include <linux/spinlock.h>
  21. #include <linux/platform_device.h>
  22. #include <linux/pm.h>
  23. #include <linux/mfd/mcp.h>
  24. #include <mach/hardware.h>
  25. #include <asm/mach-types.h>
  26. #include <asm/system.h>
  27. #include <mach/mcp.h>
  28. #define DRIVER_NAME "sa11x0-mcp"
  29. struct mcp_sa11x0 {
  30. void __iomem *base0;
  31. void __iomem *base1;
  32. u32 mccr0;
  33. u32 mccr1;
  34. };
  35. /* Register offsets */
  36. #define MCCR0(m) ((m)->base0 + 0x00)
  37. #define MCDR0(m) ((m)->base0 + 0x08)
  38. #define MCDR1(m) ((m)->base0 + 0x0c)
  39. #define MCDR2(m) ((m)->base0 + 0x10)
  40. #define MCSR(m) ((m)->base0 + 0x18)
  41. #define MCCR1(m) ((m)->base1 + 0x00)
  42. #define priv(mcp) ((struct mcp_sa11x0 *)mcp_priv(mcp))
  43. static void
  44. mcp_sa11x0_set_telecom_divisor(struct mcp *mcp, unsigned int divisor)
  45. {
  46. struct mcp_sa11x0 *m = priv(mcp);
  47. divisor /= 32;
  48. m->mccr0 &= ~0x00007f00;
  49. m->mccr0 |= divisor << 8;
  50. writel_relaxed(m->mccr0, MCCR0(m));
  51. }
  52. static void
  53. mcp_sa11x0_set_audio_divisor(struct mcp *mcp, unsigned int divisor)
  54. {
  55. struct mcp_sa11x0 *m = priv(mcp);
  56. divisor /= 32;
  57. m->mccr0 &= ~0x0000007f;
  58. m->mccr0 |= divisor;
  59. writel_relaxed(m->mccr0, MCCR0(m));
  60. }
  61. /*
  62. * Write data to the device. The bit should be set after 3 subframe
  63. * times (each frame is 64 clocks). We wait a maximum of 6 subframes.
  64. * We really should try doing something more productive while we
  65. * wait.
  66. */
  67. static void
  68. mcp_sa11x0_write(struct mcp *mcp, unsigned int reg, unsigned int val)
  69. {
  70. struct mcp_sa11x0 *m = priv(mcp);
  71. int ret = -ETIME;
  72. int i;
  73. writel_relaxed(reg << 17 | MCDR2_Wr | (val & 0xffff), MCDR2(m));
  74. for (i = 0; i < 2; i++) {
  75. udelay(mcp->rw_timeout);
  76. if (readl_relaxed(MCSR(m)) & MCSR_CWC) {
  77. ret = 0;
  78. break;
  79. }
  80. }
  81. if (ret < 0)
  82. printk(KERN_WARNING "mcp: write timed out\n");
  83. }
  84. /*
  85. * Read data from the device. The bit should be set after 3 subframe
  86. * times (each frame is 64 clocks). We wait a maximum of 6 subframes.
  87. * We really should try doing something more productive while we
  88. * wait.
  89. */
  90. static unsigned int
  91. mcp_sa11x0_read(struct mcp *mcp, unsigned int reg)
  92. {
  93. struct mcp_sa11x0 *m = priv(mcp);
  94. int ret = -ETIME;
  95. int i;
  96. writel_relaxed(reg << 17 | MCDR2_Rd, MCDR2(m));
  97. for (i = 0; i < 2; i++) {
  98. udelay(mcp->rw_timeout);
  99. if (readl_relaxed(MCSR(m)) & MCSR_CRC) {
  100. ret = readl_relaxed(MCDR2(m)) & 0xffff;
  101. break;
  102. }
  103. }
  104. if (ret < 0)
  105. printk(KERN_WARNING "mcp: read timed out\n");
  106. return ret;
  107. }
  108. static void mcp_sa11x0_enable(struct mcp *mcp)
  109. {
  110. struct mcp_sa11x0 *m = priv(mcp);
  111. writel(-1, MCSR(m));
  112. m->mccr0 |= MCCR0_MCE;
  113. writel_relaxed(m->mccr0, MCCR0(m));
  114. }
  115. static void mcp_sa11x0_disable(struct mcp *mcp)
  116. {
  117. struct mcp_sa11x0 *m = priv(mcp);
  118. m->mccr0 &= ~MCCR0_MCE;
  119. writel_relaxed(m->mccr0, MCCR0(m));
  120. }
  121. /*
  122. * Our methods.
  123. */
  124. static struct mcp_ops mcp_sa11x0 = {
  125. .set_telecom_divisor = mcp_sa11x0_set_telecom_divisor,
  126. .set_audio_divisor = mcp_sa11x0_set_audio_divisor,
  127. .reg_write = mcp_sa11x0_write,
  128. .reg_read = mcp_sa11x0_read,
  129. .enable = mcp_sa11x0_enable,
  130. .disable = mcp_sa11x0_disable,
  131. };
  132. static int mcp_sa11x0_probe(struct platform_device *dev)
  133. {
  134. struct mcp_plat_data *data = dev->dev.platform_data;
  135. struct resource *mem0, *mem1;
  136. struct mcp_sa11x0 *m;
  137. struct mcp *mcp;
  138. int ret;
  139. if (!data)
  140. return -ENODEV;
  141. mem0 = platform_get_resource(dev, IORESOURCE_MEM, 0);
  142. mem1 = platform_get_resource(dev, IORESOURCE_MEM, 1);
  143. if (!mem0 || !mem1)
  144. return -ENXIO;
  145. if (!request_mem_region(mem0->start, resource_size(mem0),
  146. DRIVER_NAME)) {
  147. ret = -EBUSY;
  148. goto err_mem0;
  149. }
  150. if (!request_mem_region(mem1->start, resource_size(mem1),
  151. DRIVER_NAME)) {
  152. ret = -EBUSY;
  153. goto err_mem1;
  154. }
  155. mcp = mcp_host_alloc(&dev->dev, sizeof(struct mcp_sa11x0));
  156. if (!mcp) {
  157. ret = -ENOMEM;
  158. goto err_alloc;
  159. }
  160. mcp->owner = THIS_MODULE;
  161. mcp->ops = &mcp_sa11x0;
  162. mcp->sclk_rate = data->sclk_rate;
  163. m = priv(mcp);
  164. m->mccr0 = data->mccr0 | 0x7f7f;
  165. m->mccr1 = data->mccr1;
  166. m->base0 = ioremap(mem0->start, resource_size(mem0));
  167. m->base1 = ioremap(mem1->start, resource_size(mem1));
  168. if (!m->base0 || !m->base1) {
  169. ret = -ENOMEM;
  170. goto err_ioremap;
  171. }
  172. platform_set_drvdata(dev, mcp);
  173. /*
  174. * Initialise device. Note that we initially
  175. * set the sampling rate to minimum.
  176. */
  177. writel_relaxed(-1, MCSR(m));
  178. writel_relaxed(m->mccr1, MCCR1(m));
  179. writel_relaxed(m->mccr0, MCCR0(m));
  180. /*
  181. * Calculate the read/write timeout (us) from the bit clock
  182. * rate. This is the period for 3 64-bit frames. Always
  183. * round this time up.
  184. */
  185. mcp->rw_timeout = (64 * 3 * 1000000 + mcp->sclk_rate - 1) /
  186. mcp->sclk_rate;
  187. ret = mcp_host_add(mcp, data->codec_pdata);
  188. if (ret == 0)
  189. return 0;
  190. platform_set_drvdata(dev, NULL);
  191. err_ioremap:
  192. iounmap(m->base1);
  193. iounmap(m->base0);
  194. mcp_host_free(mcp);
  195. err_alloc:
  196. release_mem_region(mem1->start, resource_size(mem1));
  197. err_mem1:
  198. release_mem_region(mem0->start, resource_size(mem0));
  199. err_mem0:
  200. return ret;
  201. }
  202. static int mcp_sa11x0_remove(struct platform_device *dev)
  203. {
  204. struct mcp *mcp = platform_get_drvdata(dev);
  205. struct mcp_sa11x0 *m = priv(mcp);
  206. struct resource *mem0, *mem1;
  207. if (m->mccr0 & MCCR0_MCE)
  208. dev_warn(&dev->dev,
  209. "device left active (missing disable call?)\n");
  210. mem0 = platform_get_resource(dev, IORESOURCE_MEM, 0);
  211. mem1 = platform_get_resource(dev, IORESOURCE_MEM, 1);
  212. platform_set_drvdata(dev, NULL);
  213. mcp_host_del(mcp);
  214. iounmap(m->base1);
  215. iounmap(m->base0);
  216. mcp_host_free(mcp);
  217. release_mem_region(mem1->start, resource_size(mem1));
  218. release_mem_region(mem0->start, resource_size(mem0));
  219. return 0;
  220. }
  221. #ifdef CONFIG_PM_SLEEP
  222. static int mcp_sa11x0_suspend(struct device *dev)
  223. {
  224. struct mcp_sa11x0 *m = priv(dev_get_drvdata(dev));
  225. if (m->mccr0 & MCCR0_MCE)
  226. dev_warn(dev, "device left active (missing disable call?)\n");
  227. writel(m->mccr0 & ~MCCR0_MCE, MCCR0(m));
  228. return 0;
  229. }
  230. static int mcp_sa11x0_resume(struct device *dev)
  231. {
  232. struct mcp_sa11x0 *m = priv(dev_get_drvdata(dev));
  233. writel_relaxed(m->mccr1, MCCR1(m));
  234. writel_relaxed(m->mccr0, MCCR0(m));
  235. return 0;
  236. }
  237. #endif
  238. static const struct dev_pm_ops mcp_sa11x0_pm_ops = {
  239. #ifdef CONFIG_PM_SLEEP
  240. .suspend = mcp_sa11x0_suspend,
  241. .freeze = mcp_sa11x0_suspend,
  242. .poweroff = mcp_sa11x0_suspend,
  243. .resume_noirq = mcp_sa11x0_resume,
  244. .thaw_noirq = mcp_sa11x0_resume,
  245. .restore_noirq = mcp_sa11x0_resume,
  246. #endif
  247. };
  248. static struct platform_driver mcp_sa11x0_driver = {
  249. .probe = mcp_sa11x0_probe,
  250. .remove = mcp_sa11x0_remove,
  251. .driver = {
  252. .name = DRIVER_NAME,
  253. .owner = THIS_MODULE,
  254. .pm = &mcp_sa11x0_pm_ops,
  255. },
  256. };
  257. /*
  258. * This needs re-working
  259. */
  260. module_platform_driver(mcp_sa11x0_driver);
  261. MODULE_ALIAS("platform:" DRIVER_NAME);
  262. MODULE_AUTHOR("Russell King <rmk@arm.linux.org.uk>");
  263. MODULE_DESCRIPTION("SA11x0 multimedia communications port driver");
  264. MODULE_LICENSE("GPL");