omap_hwmod.c 111 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313314315316317318319320321322323324325326327328329330331332333334335336337338339340341342343344345346347348349350351352353354355356357358359360361362363364365366367368369370371372373374375376377378379380381382383384385386387388389390391392393394395396397398399400401402403404405406407408409410411412413414415416417418419420421422423424425426427428429430431432433434435436437438439440441442443444445446447448449450451452453454455456457458459460461462463464465466467468469470471472473474475476477478479480481482483484485486487488489490491492493494495496497498499500501502503504505506507508509510511512513514515516517518519520521522523524525526527528529530531532533534535536537538539540541542543544545546547548549550551552553554555556557558559560561562563564565566567568569570571572573574575576577578579580581582583584585586587588589590591592593594595596597598599600601602603604605606607608609610611612613614615616617618619620621622623624625626627628629630631632633634635636637638639640641642643644645646647648649650651652653654655656657658659660661662663664665666667668669670671672673674675676677678679680681682683684685686687688689690691692693694695696697698699700701702703704705706707708709710711712713714715716717718719720721722723724725726727728729730731732733734735736737738739740741742743744745746747748749750751752753754755756757758759760761762763764765766767768769770771772773774775776777778779780781782783784785786787788789790791792793794795796797798799800801802803804805806807808809810811812813814815816817818819820821822823824825826827828829830831832833834835836837838839840841842843844845846847848849850851852853854855856857858859860861862863864865866867868869870871872873874875876877878879880881882883884885886887888889890891892893894895896897898899900901902903904905906907908909910911912913914915916917918919920921922923924925926927928929930931932933934935936937938939940941942943944945946947948949950951952953954955956957958959960961962963964965966967968969970971972973974975976977978979980981982983984985986987988989990991992993994995996997998999100010011002100310041005100610071008100910101011101210131014101510161017101810191020102110221023102410251026102710281029103010311032103310341035103610371038103910401041104210431044104510461047104810491050105110521053105410551056105710581059106010611062106310641065106610671068106910701071107210731074107510761077107810791080108110821083108410851086108710881089109010911092109310941095109610971098109911001101110211031104110511061107110811091110111111121113111411151116111711181119112011211122112311241125112611271128112911301131113211331134113511361137113811391140114111421143114411451146114711481149115011511152115311541155115611571158115911601161116211631164116511661167116811691170117111721173117411751176117711781179118011811182118311841185118611871188118911901191119211931194119511961197119811991200120112021203120412051206120712081209121012111212121312141215121612171218121912201221122212231224122512261227122812291230123112321233123412351236123712381239124012411242124312441245124612471248124912501251125212531254125512561257125812591260126112621263126412651266126712681269127012711272127312741275127612771278127912801281128212831284128512861287128812891290129112921293129412951296129712981299130013011302130313041305130613071308130913101311131213131314131513161317131813191320132113221323132413251326132713281329133013311332133313341335133613371338133913401341134213431344134513461347134813491350135113521353135413551356135713581359136013611362136313641365136613671368136913701371137213731374137513761377137813791380138113821383138413851386138713881389139013911392139313941395139613971398139914001401140214031404140514061407140814091410141114121413141414151416141714181419142014211422142314241425142614271428142914301431143214331434143514361437143814391440144114421443144414451446144714481449145014511452145314541455145614571458145914601461146214631464146514661467146814691470147114721473147414751476147714781479148014811482148314841485148614871488148914901491149214931494149514961497149814991500150115021503150415051506150715081509151015111512151315141515151615171518151915201521152215231524152515261527152815291530153115321533153415351536153715381539154015411542154315441545154615471548154915501551155215531554155515561557155815591560156115621563156415651566156715681569157015711572157315741575157615771578157915801581158215831584158515861587158815891590159115921593159415951596159715981599160016011602160316041605160616071608160916101611161216131614161516161617161816191620162116221623162416251626162716281629163016311632163316341635163616371638163916401641164216431644164516461647164816491650165116521653165416551656165716581659166016611662166316641665166616671668166916701671167216731674167516761677167816791680168116821683168416851686168716881689169016911692169316941695169616971698169917001701170217031704170517061707170817091710171117121713171417151716171717181719172017211722172317241725172617271728172917301731173217331734173517361737173817391740174117421743174417451746174717481749175017511752175317541755175617571758175917601761176217631764176517661767176817691770177117721773177417751776177717781779178017811782178317841785178617871788178917901791179217931794179517961797179817991800180118021803180418051806180718081809181018111812181318141815181618171818181918201821182218231824182518261827182818291830183118321833183418351836183718381839184018411842184318441845184618471848184918501851185218531854185518561857185818591860186118621863186418651866186718681869187018711872187318741875187618771878187918801881188218831884188518861887188818891890189118921893189418951896189718981899190019011902190319041905190619071908190919101911191219131914191519161917191819191920192119221923192419251926192719281929193019311932193319341935193619371938193919401941194219431944194519461947194819491950195119521953195419551956195719581959196019611962196319641965196619671968196919701971197219731974197519761977197819791980198119821983198419851986198719881989199019911992199319941995199619971998199920002001200220032004200520062007200820092010201120122013201420152016201720182019202020212022202320242025202620272028202920302031203220332034203520362037203820392040204120422043204420452046204720482049205020512052205320542055205620572058205920602061206220632064206520662067206820692070207120722073207420752076207720782079208020812082208320842085208620872088208920902091209220932094209520962097209820992100210121022103210421052106210721082109211021112112211321142115211621172118211921202121212221232124212521262127212821292130213121322133213421352136213721382139214021412142214321442145214621472148214921502151215221532154215521562157215821592160216121622163216421652166216721682169217021712172217321742175217621772178217921802181218221832184218521862187218821892190219121922193219421952196219721982199220022012202220322042205220622072208220922102211221222132214221522162217221822192220222122222223222422252226222722282229223022312232223322342235223622372238223922402241224222432244224522462247224822492250225122522253225422552256225722582259226022612262226322642265226622672268226922702271227222732274227522762277227822792280228122822283228422852286228722882289229022912292229322942295229622972298229923002301230223032304230523062307230823092310231123122313231423152316231723182319232023212322232323242325232623272328232923302331233223332334233523362337233823392340234123422343234423452346234723482349235023512352235323542355235623572358235923602361236223632364236523662367236823692370237123722373237423752376237723782379238023812382238323842385238623872388238923902391239223932394239523962397239823992400240124022403240424052406240724082409241024112412241324142415241624172418241924202421242224232424242524262427242824292430243124322433243424352436243724382439244024412442244324442445244624472448244924502451245224532454245524562457245824592460246124622463246424652466246724682469247024712472247324742475247624772478247924802481248224832484248524862487248824892490249124922493249424952496249724982499250025012502250325042505250625072508250925102511251225132514251525162517251825192520252125222523252425252526252725282529253025312532253325342535253625372538253925402541254225432544254525462547254825492550255125522553255425552556255725582559256025612562256325642565256625672568256925702571257225732574257525762577257825792580258125822583258425852586258725882589259025912592259325942595259625972598259926002601260226032604260526062607260826092610261126122613261426152616261726182619262026212622262326242625262626272628262926302631263226332634263526362637263826392640264126422643264426452646264726482649265026512652265326542655265626572658265926602661266226632664266526662667266826692670267126722673267426752676267726782679268026812682268326842685268626872688268926902691269226932694269526962697269826992700270127022703270427052706270727082709271027112712271327142715271627172718271927202721272227232724272527262727272827292730273127322733273427352736273727382739274027412742274327442745274627472748274927502751275227532754275527562757275827592760276127622763276427652766276727682769277027712772277327742775277627772778277927802781278227832784278527862787278827892790279127922793279427952796279727982799280028012802280328042805280628072808280928102811281228132814281528162817281828192820282128222823282428252826282728282829283028312832283328342835283628372838283928402841284228432844284528462847284828492850285128522853285428552856285728582859286028612862286328642865286628672868286928702871287228732874287528762877287828792880288128822883288428852886288728882889289028912892289328942895289628972898289929002901290229032904290529062907290829092910291129122913291429152916291729182919292029212922292329242925292629272928292929302931293229332934293529362937293829392940294129422943294429452946294729482949295029512952295329542955295629572958295929602961296229632964296529662967296829692970297129722973297429752976297729782979298029812982298329842985298629872988298929902991299229932994299529962997299829993000300130023003300430053006300730083009301030113012301330143015301630173018301930203021302230233024302530263027302830293030303130323033303430353036303730383039304030413042304330443045304630473048304930503051305230533054305530563057305830593060306130623063306430653066306730683069307030713072307330743075307630773078307930803081308230833084308530863087308830893090309130923093309430953096309730983099310031013102310331043105310631073108310931103111311231133114311531163117311831193120312131223123312431253126312731283129313031313132313331343135313631373138313931403141314231433144314531463147314831493150315131523153315431553156315731583159316031613162316331643165316631673168316931703171317231733174317531763177317831793180318131823183318431853186318731883189319031913192319331943195319631973198319932003201320232033204320532063207320832093210321132123213321432153216321732183219322032213222322332243225322632273228322932303231323232333234323532363237323832393240324132423243324432453246324732483249325032513252325332543255325632573258325932603261326232633264326532663267326832693270327132723273327432753276327732783279328032813282328332843285328632873288328932903291329232933294329532963297329832993300330133023303330433053306330733083309331033113312331333143315331633173318331933203321332233233324332533263327332833293330333133323333333433353336333733383339334033413342334333443345334633473348334933503351335233533354335533563357335833593360336133623363336433653366336733683369337033713372337333743375337633773378337933803381338233833384338533863387338833893390339133923393339433953396339733983399340034013402340334043405340634073408340934103411341234133414341534163417341834193420342134223423342434253426342734283429343034313432343334343435343634373438343934403441344234433444344534463447344834493450345134523453345434553456345734583459346034613462346334643465346634673468346934703471347234733474347534763477347834793480348134823483348434853486348734883489349034913492349334943495349634973498349935003501350235033504350535063507350835093510351135123513351435153516351735183519352035213522352335243525352635273528352935303531353235333534353535363537353835393540354135423543354435453546354735483549355035513552355335543555355635573558355935603561356235633564356535663567356835693570357135723573357435753576357735783579358035813582358335843585358635873588358935903591359235933594359535963597359835993600360136023603360436053606360736083609361036113612361336143615361636173618361936203621362236233624362536263627362836293630363136323633363436353636363736383639364036413642364336443645364636473648364936503651365236533654365536563657365836593660366136623663366436653666366736683669367036713672367336743675367636773678367936803681368236833684368536863687368836893690369136923693369436953696369736983699370037013702370337043705370637073708370937103711371237133714371537163717371837193720372137223723372437253726372737283729373037313732373337343735373637373738373937403741374237433744374537463747374837493750375137523753375437553756375737583759376037613762376337643765376637673768376937703771377237733774377537763777377837793780378137823783378437853786378737883789379037913792379337943795379637973798379938003801380238033804380538063807380838093810381138123813381438153816381738183819382038213822382338243825382638273828382938303831383238333834383538363837383838393840384138423843384438453846384738483849385038513852385338543855385638573858385938603861386238633864386538663867386838693870387138723873387438753876387738783879388038813882388338843885388638873888388938903891389238933894389538963897389838993900390139023903390439053906
  1. /*
  2. * omap_hwmod implementation for OMAP2/3/4
  3. *
  4. * Copyright (C) 2009-2011 Nokia Corporation
  5. * Copyright (C) 2011-2012 Texas Instruments, Inc.
  6. *
  7. * Paul Walmsley, Benoît Cousson, Kevin Hilman
  8. *
  9. * Created in collaboration with (alphabetical order): Thara Gopinath,
  10. * Tony Lindgren, Rajendra Nayak, Vikram Pandita, Sakari Poussa, Anand
  11. * Sawant, Santosh Shilimkar, Richard Woodruff
  12. *
  13. * This program is free software; you can redistribute it and/or modify
  14. * it under the terms of the GNU General Public License version 2 as
  15. * published by the Free Software Foundation.
  16. *
  17. * Introduction
  18. * ------------
  19. * One way to view an OMAP SoC is as a collection of largely unrelated
  20. * IP blocks connected by interconnects. The IP blocks include
  21. * devices such as ARM processors, audio serial interfaces, UARTs,
  22. * etc. Some of these devices, like the DSP, are created by TI;
  23. * others, like the SGX, largely originate from external vendors. In
  24. * TI's documentation, on-chip devices are referred to as "OMAP
  25. * modules." Some of these IP blocks are identical across several
  26. * OMAP versions. Others are revised frequently.
  27. *
  28. * These OMAP modules are tied together by various interconnects.
  29. * Most of the address and data flow between modules is via OCP-based
  30. * interconnects such as the L3 and L4 buses; but there are other
  31. * interconnects that distribute the hardware clock tree, handle idle
  32. * and reset signaling, supply power, and connect the modules to
  33. * various pads or balls on the OMAP package.
  34. *
  35. * OMAP hwmod provides a consistent way to describe the on-chip
  36. * hardware blocks and their integration into the rest of the chip.
  37. * This description can be automatically generated from the TI
  38. * hardware database. OMAP hwmod provides a standard, consistent API
  39. * to reset, enable, idle, and disable these hardware blocks. And
  40. * hwmod provides a way for other core code, such as the Linux device
  41. * code or the OMAP power management and address space mapping code,
  42. * to query the hardware database.
  43. *
  44. * Using hwmod
  45. * -----------
  46. * Drivers won't call hwmod functions directly. That is done by the
  47. * omap_device code, and in rare occasions, by custom integration code
  48. * in arch/arm/ *omap*. The omap_device code includes functions to
  49. * build a struct platform_device using omap_hwmod data, and that is
  50. * currently how hwmod data is communicated to drivers and to the
  51. * Linux driver model. Most drivers will call omap_hwmod functions only
  52. * indirectly, via pm_runtime*() functions.
  53. *
  54. * From a layering perspective, here is where the OMAP hwmod code
  55. * fits into the kernel software stack:
  56. *
  57. * +-------------------------------+
  58. * | Device driver code |
  59. * | (e.g., drivers/) |
  60. * +-------------------------------+
  61. * | Linux driver model |
  62. * | (platform_device / |
  63. * | platform_driver data/code) |
  64. * +-------------------------------+
  65. * | OMAP core-driver integration |
  66. * |(arch/arm/mach-omap2/devices.c)|
  67. * +-------------------------------+
  68. * | omap_device code |
  69. * | (../plat-omap/omap_device.c) |
  70. * +-------------------------------+
  71. * ----> | omap_hwmod code/data | <-----
  72. * | (../mach-omap2/omap_hwmod*) |
  73. * +-------------------------------+
  74. * | OMAP clock/PRCM/register fns |
  75. * | (__raw_{read,write}l, clk*) |
  76. * +-------------------------------+
  77. *
  78. * Device drivers should not contain any OMAP-specific code or data in
  79. * them. They should only contain code to operate the IP block that
  80. * the driver is responsible for. This is because these IP blocks can
  81. * also appear in other SoCs, either from TI (such as DaVinci) or from
  82. * other manufacturers; and drivers should be reusable across other
  83. * platforms.
  84. *
  85. * The OMAP hwmod code also will attempt to reset and idle all on-chip
  86. * devices upon boot. The goal here is for the kernel to be
  87. * completely self-reliant and independent from bootloaders. This is
  88. * to ensure a repeatable configuration, both to ensure consistent
  89. * runtime behavior, and to make it easier for others to reproduce
  90. * bugs.
  91. *
  92. * OMAP module activity states
  93. * ---------------------------
  94. * The hwmod code considers modules to be in one of several activity
  95. * states. IP blocks start out in an UNKNOWN state, then once they
  96. * are registered via the hwmod code, proceed to the REGISTERED state.
  97. * Once their clock names are resolved to clock pointers, the module
  98. * enters the CLKS_INITED state; and finally, once the module has been
  99. * reset and the integration registers programmed, the INITIALIZED state
  100. * is entered. The hwmod code will then place the module into either
  101. * the IDLE state to save power, or in the case of a critical system
  102. * module, the ENABLED state.
  103. *
  104. * OMAP core integration code can then call omap_hwmod*() functions
  105. * directly to move the module between the IDLE, ENABLED, and DISABLED
  106. * states, as needed. This is done during both the PM idle loop, and
  107. * in the OMAP core integration code's implementation of the PM runtime
  108. * functions.
  109. *
  110. * References
  111. * ----------
  112. * This is a partial list.
  113. * - OMAP2420 Multimedia Processor Silicon Revision 2.1.1, 2.2 (SWPU064)
  114. * - OMAP2430 Multimedia Device POP Silicon Revision 2.1 (SWPU090)
  115. * - OMAP34xx Multimedia Device Silicon Revision 3.1 (SWPU108)
  116. * - OMAP4430 Multimedia Device Silicon Revision 1.0 (SWPU140)
  117. * - Open Core Protocol Specification 2.2
  118. *
  119. * To do:
  120. * - handle IO mapping
  121. * - bus throughput & module latency measurement code
  122. *
  123. * XXX add tests at the beginning of each function to ensure the hwmod is
  124. * in the appropriate state
  125. * XXX error return values should be checked to ensure that they are
  126. * appropriate
  127. */
  128. #undef DEBUG
  129. #include <linux/kernel.h>
  130. #include <linux/errno.h>
  131. #include <linux/io.h>
  132. #include <linux/clk.h>
  133. #include <linux/delay.h>
  134. #include <linux/err.h>
  135. #include <linux/list.h>
  136. #include <linux/mutex.h>
  137. #include <linux/spinlock.h>
  138. #include <linux/slab.h>
  139. #include <linux/bootmem.h>
  140. #include <plat/clock.h>
  141. #include <plat/omap_hwmod.h>
  142. #include <plat/prcm.h>
  143. #include "soc.h"
  144. #include "common.h"
  145. #include "clockdomain.h"
  146. #include "powerdomain.h"
  147. #include "cm2xxx_3xxx.h"
  148. #include "cminst44xx.h"
  149. #include "cm33xx.h"
  150. #include "prm2xxx_3xxx.h"
  151. #include "prm44xx.h"
  152. #include "prm33xx.h"
  153. #include "prminst44xx.h"
  154. #include "mux.h"
  155. #include "pm.h"
  156. /* Maximum microseconds to wait for OMAP module to softreset */
  157. #define MAX_MODULE_SOFTRESET_WAIT 10000
  158. /* Name of the OMAP hwmod for the MPU */
  159. #define MPU_INITIATOR_NAME "mpu"
  160. /*
  161. * Number of struct omap_hwmod_link records per struct
  162. * omap_hwmod_ocp_if record (master->slave and slave->master)
  163. */
  164. #define LINKS_PER_OCP_IF 2
  165. /**
  166. * struct omap_hwmod_soc_ops - fn ptrs for some SoC-specific operations
  167. * @enable_module: function to enable a module (via MODULEMODE)
  168. * @disable_module: function to disable a module (via MODULEMODE)
  169. *
  170. * XXX Eventually this functionality will be hidden inside the PRM/CM
  171. * device drivers. Until then, this should avoid huge blocks of cpu_is_*()
  172. * conditionals in this code.
  173. */
  174. struct omap_hwmod_soc_ops {
  175. void (*enable_module)(struct omap_hwmod *oh);
  176. int (*disable_module)(struct omap_hwmod *oh);
  177. int (*wait_target_ready)(struct omap_hwmod *oh);
  178. int (*assert_hardreset)(struct omap_hwmod *oh,
  179. struct omap_hwmod_rst_info *ohri);
  180. int (*deassert_hardreset)(struct omap_hwmod *oh,
  181. struct omap_hwmod_rst_info *ohri);
  182. int (*is_hardreset_asserted)(struct omap_hwmod *oh,
  183. struct omap_hwmod_rst_info *ohri);
  184. int (*init_clkdm)(struct omap_hwmod *oh);
  185. };
  186. /* soc_ops: adapts the omap_hwmod code to the currently-booted SoC */
  187. static struct omap_hwmod_soc_ops soc_ops;
  188. /* omap_hwmod_list contains all registered struct omap_hwmods */
  189. static LIST_HEAD(omap_hwmod_list);
  190. /* mpu_oh: used to add/remove MPU initiator from sleepdep list */
  191. static struct omap_hwmod *mpu_oh;
  192. /* io_chain_lock: used to serialize reconfigurations of the I/O chain */
  193. static DEFINE_SPINLOCK(io_chain_lock);
  194. /*
  195. * linkspace: ptr to a buffer that struct omap_hwmod_link records are
  196. * allocated from - used to reduce the number of small memory
  197. * allocations, which has a significant impact on performance
  198. */
  199. static struct omap_hwmod_link *linkspace;
  200. /*
  201. * free_ls, max_ls: array indexes into linkspace; representing the
  202. * next free struct omap_hwmod_link index, and the maximum number of
  203. * struct omap_hwmod_link records allocated (respectively)
  204. */
  205. static unsigned short free_ls, max_ls, ls_supp;
  206. /* inited: set to true once the hwmod code is initialized */
  207. static bool inited;
  208. /* Private functions */
  209. /**
  210. * _fetch_next_ocp_if - return the next OCP interface in a list
  211. * @p: ptr to a ptr to the list_head inside the ocp_if to return
  212. * @i: pointer to the index of the element pointed to by @p in the list
  213. *
  214. * Return a pointer to the struct omap_hwmod_ocp_if record
  215. * containing the struct list_head pointed to by @p, and increment
  216. * @p such that a future call to this routine will return the next
  217. * record.
  218. */
  219. static struct omap_hwmod_ocp_if *_fetch_next_ocp_if(struct list_head **p,
  220. int *i)
  221. {
  222. struct omap_hwmod_ocp_if *oi;
  223. oi = list_entry(*p, struct omap_hwmod_link, node)->ocp_if;
  224. *p = (*p)->next;
  225. *i = *i + 1;
  226. return oi;
  227. }
  228. /**
  229. * _update_sysc_cache - return the module OCP_SYSCONFIG register, keep copy
  230. * @oh: struct omap_hwmod *
  231. *
  232. * Load the current value of the hwmod OCP_SYSCONFIG register into the
  233. * struct omap_hwmod for later use. Returns -EINVAL if the hwmod has no
  234. * OCP_SYSCONFIG register or 0 upon success.
  235. */
  236. static int _update_sysc_cache(struct omap_hwmod *oh)
  237. {
  238. if (!oh->class->sysc) {
  239. WARN(1, "omap_hwmod: %s: cannot read OCP_SYSCONFIG: not defined on hwmod's class\n", oh->name);
  240. return -EINVAL;
  241. }
  242. /* XXX ensure module interface clock is up */
  243. oh->_sysc_cache = omap_hwmod_read(oh, oh->class->sysc->sysc_offs);
  244. if (!(oh->class->sysc->sysc_flags & SYSC_NO_CACHE))
  245. oh->_int_flags |= _HWMOD_SYSCONFIG_LOADED;
  246. return 0;
  247. }
  248. /**
  249. * _write_sysconfig - write a value to the module's OCP_SYSCONFIG register
  250. * @v: OCP_SYSCONFIG value to write
  251. * @oh: struct omap_hwmod *
  252. *
  253. * Write @v into the module class' OCP_SYSCONFIG register, if it has
  254. * one. No return value.
  255. */
  256. static void _write_sysconfig(u32 v, struct omap_hwmod *oh)
  257. {
  258. if (!oh->class->sysc) {
  259. WARN(1, "omap_hwmod: %s: cannot write OCP_SYSCONFIG: not defined on hwmod's class\n", oh->name);
  260. return;
  261. }
  262. /* XXX ensure module interface clock is up */
  263. /* Module might have lost context, always update cache and register */
  264. oh->_sysc_cache = v;
  265. omap_hwmod_write(v, oh, oh->class->sysc->sysc_offs);
  266. }
  267. /**
  268. * _set_master_standbymode: set the OCP_SYSCONFIG MIDLEMODE field in @v
  269. * @oh: struct omap_hwmod *
  270. * @standbymode: MIDLEMODE field bits
  271. * @v: pointer to register contents to modify
  272. *
  273. * Update the master standby mode bits in @v to be @standbymode for
  274. * the @oh hwmod. Does not write to the hardware. Returns -EINVAL
  275. * upon error or 0 upon success.
  276. */
  277. static int _set_master_standbymode(struct omap_hwmod *oh, u8 standbymode,
  278. u32 *v)
  279. {
  280. u32 mstandby_mask;
  281. u8 mstandby_shift;
  282. if (!oh->class->sysc ||
  283. !(oh->class->sysc->sysc_flags & SYSC_HAS_MIDLEMODE))
  284. return -EINVAL;
  285. if (!oh->class->sysc->sysc_fields) {
  286. WARN(1, "omap_hwmod: %s: offset struct for sysconfig not provided in class\n", oh->name);
  287. return -EINVAL;
  288. }
  289. mstandby_shift = oh->class->sysc->sysc_fields->midle_shift;
  290. mstandby_mask = (0x3 << mstandby_shift);
  291. *v &= ~mstandby_mask;
  292. *v |= __ffs(standbymode) << mstandby_shift;
  293. return 0;
  294. }
  295. /**
  296. * _set_slave_idlemode: set the OCP_SYSCONFIG SIDLEMODE field in @v
  297. * @oh: struct omap_hwmod *
  298. * @idlemode: SIDLEMODE field bits
  299. * @v: pointer to register contents to modify
  300. *
  301. * Update the slave idle mode bits in @v to be @idlemode for the @oh
  302. * hwmod. Does not write to the hardware. Returns -EINVAL upon error
  303. * or 0 upon success.
  304. */
  305. static int _set_slave_idlemode(struct omap_hwmod *oh, u8 idlemode, u32 *v)
  306. {
  307. u32 sidle_mask;
  308. u8 sidle_shift;
  309. if (!oh->class->sysc ||
  310. !(oh->class->sysc->sysc_flags & SYSC_HAS_SIDLEMODE))
  311. return -EINVAL;
  312. if (!oh->class->sysc->sysc_fields) {
  313. WARN(1, "omap_hwmod: %s: offset struct for sysconfig not provided in class\n", oh->name);
  314. return -EINVAL;
  315. }
  316. sidle_shift = oh->class->sysc->sysc_fields->sidle_shift;
  317. sidle_mask = (0x3 << sidle_shift);
  318. *v &= ~sidle_mask;
  319. *v |= __ffs(idlemode) << sidle_shift;
  320. return 0;
  321. }
  322. /**
  323. * _set_clockactivity: set OCP_SYSCONFIG.CLOCKACTIVITY bits in @v
  324. * @oh: struct omap_hwmod *
  325. * @clockact: CLOCKACTIVITY field bits
  326. * @v: pointer to register contents to modify
  327. *
  328. * Update the clockactivity mode bits in @v to be @clockact for the
  329. * @oh hwmod. Used for additional powersaving on some modules. Does
  330. * not write to the hardware. Returns -EINVAL upon error or 0 upon
  331. * success.
  332. */
  333. static int _set_clockactivity(struct omap_hwmod *oh, u8 clockact, u32 *v)
  334. {
  335. u32 clkact_mask;
  336. u8 clkact_shift;
  337. if (!oh->class->sysc ||
  338. !(oh->class->sysc->sysc_flags & SYSC_HAS_CLOCKACTIVITY))
  339. return -EINVAL;
  340. if (!oh->class->sysc->sysc_fields) {
  341. WARN(1, "omap_hwmod: %s: offset struct for sysconfig not provided in class\n", oh->name);
  342. return -EINVAL;
  343. }
  344. clkact_shift = oh->class->sysc->sysc_fields->clkact_shift;
  345. clkact_mask = (0x3 << clkact_shift);
  346. *v &= ~clkact_mask;
  347. *v |= clockact << clkact_shift;
  348. return 0;
  349. }
  350. /**
  351. * _set_softreset: set OCP_SYSCONFIG.CLOCKACTIVITY bits in @v
  352. * @oh: struct omap_hwmod *
  353. * @v: pointer to register contents to modify
  354. *
  355. * Set the SOFTRESET bit in @v for hwmod @oh. Returns -EINVAL upon
  356. * error or 0 upon success.
  357. */
  358. static int _set_softreset(struct omap_hwmod *oh, u32 *v)
  359. {
  360. u32 softrst_mask;
  361. if (!oh->class->sysc ||
  362. !(oh->class->sysc->sysc_flags & SYSC_HAS_SOFTRESET))
  363. return -EINVAL;
  364. if (!oh->class->sysc->sysc_fields) {
  365. WARN(1, "omap_hwmod: %s: offset struct for sysconfig not provided in class\n", oh->name);
  366. return -EINVAL;
  367. }
  368. softrst_mask = (0x1 << oh->class->sysc->sysc_fields->srst_shift);
  369. *v |= softrst_mask;
  370. return 0;
  371. }
  372. /**
  373. * _set_dmadisable: set OCP_SYSCONFIG.DMADISABLE bit in @v
  374. * @oh: struct omap_hwmod *
  375. *
  376. * The DMADISABLE bit is a semi-automatic bit present in sysconfig register
  377. * of some modules. When the DMA must perform read/write accesses, the
  378. * DMADISABLE bit is cleared by the hardware. But when the DMA must stop
  379. * for power management, software must set the DMADISABLE bit back to 1.
  380. *
  381. * Set the DMADISABLE bit in @v for hwmod @oh. Returns -EINVAL upon
  382. * error or 0 upon success.
  383. */
  384. static int _set_dmadisable(struct omap_hwmod *oh)
  385. {
  386. u32 v;
  387. u32 dmadisable_mask;
  388. if (!oh->class->sysc ||
  389. !(oh->class->sysc->sysc_flags & SYSC_HAS_DMADISABLE))
  390. return -EINVAL;
  391. if (!oh->class->sysc->sysc_fields) {
  392. WARN(1, "omap_hwmod: %s: offset struct for sysconfig not provided in class\n", oh->name);
  393. return -EINVAL;
  394. }
  395. /* clocks must be on for this operation */
  396. if (oh->_state != _HWMOD_STATE_ENABLED) {
  397. pr_warn("omap_hwmod: %s: dma can be disabled only from enabled state\n", oh->name);
  398. return -EINVAL;
  399. }
  400. pr_debug("omap_hwmod: %s: setting DMADISABLE\n", oh->name);
  401. v = oh->_sysc_cache;
  402. dmadisable_mask =
  403. (0x1 << oh->class->sysc->sysc_fields->dmadisable_shift);
  404. v |= dmadisable_mask;
  405. _write_sysconfig(v, oh);
  406. return 0;
  407. }
  408. /**
  409. * _set_module_autoidle: set the OCP_SYSCONFIG AUTOIDLE field in @v
  410. * @oh: struct omap_hwmod *
  411. * @autoidle: desired AUTOIDLE bitfield value (0 or 1)
  412. * @v: pointer to register contents to modify
  413. *
  414. * Update the module autoidle bit in @v to be @autoidle for the @oh
  415. * hwmod. The autoidle bit controls whether the module can gate
  416. * internal clocks automatically when it isn't doing anything; the
  417. * exact function of this bit varies on a per-module basis. This
  418. * function does not write to the hardware. Returns -EINVAL upon
  419. * error or 0 upon success.
  420. */
  421. static int _set_module_autoidle(struct omap_hwmod *oh, u8 autoidle,
  422. u32 *v)
  423. {
  424. u32 autoidle_mask;
  425. u8 autoidle_shift;
  426. if (!oh->class->sysc ||
  427. !(oh->class->sysc->sysc_flags & SYSC_HAS_AUTOIDLE))
  428. return -EINVAL;
  429. if (!oh->class->sysc->sysc_fields) {
  430. WARN(1, "omap_hwmod: %s: offset struct for sysconfig not provided in class\n", oh->name);
  431. return -EINVAL;
  432. }
  433. autoidle_shift = oh->class->sysc->sysc_fields->autoidle_shift;
  434. autoidle_mask = (0x1 << autoidle_shift);
  435. *v &= ~autoidle_mask;
  436. *v |= autoidle << autoidle_shift;
  437. return 0;
  438. }
  439. /**
  440. * _set_idle_ioring_wakeup - enable/disable IO pad wakeup on hwmod idle for mux
  441. * @oh: struct omap_hwmod *
  442. * @set_wake: bool value indicating to set (true) or clear (false) wakeup enable
  443. *
  444. * Set or clear the I/O pad wakeup flag in the mux entries for the
  445. * hwmod @oh. This function changes the @oh->mux->pads_dynamic array
  446. * in memory. If the hwmod is currently idled, and the new idle
  447. * values don't match the previous ones, this function will also
  448. * update the SCM PADCTRL registers. Otherwise, if the hwmod is not
  449. * currently idled, this function won't touch the hardware: the new
  450. * mux settings are written to the SCM PADCTRL registers when the
  451. * hwmod is idled. No return value.
  452. */
  453. static void _set_idle_ioring_wakeup(struct omap_hwmod *oh, bool set_wake)
  454. {
  455. struct omap_device_pad *pad;
  456. bool change = false;
  457. u16 prev_idle;
  458. int j;
  459. if (!oh->mux || !oh->mux->enabled)
  460. return;
  461. for (j = 0; j < oh->mux->nr_pads_dynamic; j++) {
  462. pad = oh->mux->pads_dynamic[j];
  463. if (!(pad->flags & OMAP_DEVICE_PAD_WAKEUP))
  464. continue;
  465. prev_idle = pad->idle;
  466. if (set_wake)
  467. pad->idle |= OMAP_WAKEUP_EN;
  468. else
  469. pad->idle &= ~OMAP_WAKEUP_EN;
  470. if (prev_idle != pad->idle)
  471. change = true;
  472. }
  473. if (change && oh->_state == _HWMOD_STATE_IDLE)
  474. omap_hwmod_mux(oh->mux, _HWMOD_STATE_IDLE);
  475. }
  476. /**
  477. * _enable_wakeup: set OCP_SYSCONFIG.ENAWAKEUP bit in the hardware
  478. * @oh: struct omap_hwmod *
  479. *
  480. * Allow the hardware module @oh to send wakeups. Returns -EINVAL
  481. * upon error or 0 upon success.
  482. */
  483. static int _enable_wakeup(struct omap_hwmod *oh, u32 *v)
  484. {
  485. if (!oh->class->sysc ||
  486. !((oh->class->sysc->sysc_flags & SYSC_HAS_ENAWAKEUP) ||
  487. (oh->class->sysc->idlemodes & SIDLE_SMART_WKUP) ||
  488. (oh->class->sysc->idlemodes & MSTANDBY_SMART_WKUP)))
  489. return -EINVAL;
  490. if (!oh->class->sysc->sysc_fields) {
  491. WARN(1, "omap_hwmod: %s: offset struct for sysconfig not provided in class\n", oh->name);
  492. return -EINVAL;
  493. }
  494. if (oh->class->sysc->sysc_flags & SYSC_HAS_ENAWAKEUP)
  495. *v |= 0x1 << oh->class->sysc->sysc_fields->enwkup_shift;
  496. if (oh->class->sysc->idlemodes & SIDLE_SMART_WKUP)
  497. _set_slave_idlemode(oh, HWMOD_IDLEMODE_SMART_WKUP, v);
  498. if (oh->class->sysc->idlemodes & MSTANDBY_SMART_WKUP)
  499. _set_master_standbymode(oh, HWMOD_IDLEMODE_SMART_WKUP, v);
  500. /* XXX test pwrdm_get_wken for this hwmod's subsystem */
  501. oh->_int_flags |= _HWMOD_WAKEUP_ENABLED;
  502. return 0;
  503. }
  504. /**
  505. * _disable_wakeup: clear OCP_SYSCONFIG.ENAWAKEUP bit in the hardware
  506. * @oh: struct omap_hwmod *
  507. *
  508. * Prevent the hardware module @oh to send wakeups. Returns -EINVAL
  509. * upon error or 0 upon success.
  510. */
  511. static int _disable_wakeup(struct omap_hwmod *oh, u32 *v)
  512. {
  513. if (!oh->class->sysc ||
  514. !((oh->class->sysc->sysc_flags & SYSC_HAS_ENAWAKEUP) ||
  515. (oh->class->sysc->idlemodes & SIDLE_SMART_WKUP) ||
  516. (oh->class->sysc->idlemodes & MSTANDBY_SMART_WKUP)))
  517. return -EINVAL;
  518. if (!oh->class->sysc->sysc_fields) {
  519. WARN(1, "omap_hwmod: %s: offset struct for sysconfig not provided in class\n", oh->name);
  520. return -EINVAL;
  521. }
  522. if (oh->class->sysc->sysc_flags & SYSC_HAS_ENAWAKEUP)
  523. *v &= ~(0x1 << oh->class->sysc->sysc_fields->enwkup_shift);
  524. if (oh->class->sysc->idlemodes & SIDLE_SMART_WKUP)
  525. _set_slave_idlemode(oh, HWMOD_IDLEMODE_SMART, v);
  526. if (oh->class->sysc->idlemodes & MSTANDBY_SMART_WKUP)
  527. _set_master_standbymode(oh, HWMOD_IDLEMODE_SMART, v);
  528. /* XXX test pwrdm_get_wken for this hwmod's subsystem */
  529. oh->_int_flags &= ~_HWMOD_WAKEUP_ENABLED;
  530. return 0;
  531. }
  532. /**
  533. * _add_initiator_dep: prevent @oh from smart-idling while @init_oh is active
  534. * @oh: struct omap_hwmod *
  535. *
  536. * Prevent the hardware module @oh from entering idle while the
  537. * hardare module initiator @init_oh is active. Useful when a module
  538. * will be accessed by a particular initiator (e.g., if a module will
  539. * be accessed by the IVA, there should be a sleepdep between the IVA
  540. * initiator and the module). Only applies to modules in smart-idle
  541. * mode. If the clockdomain is marked as not needing autodeps, return
  542. * 0 without doing anything. Otherwise, returns -EINVAL upon error or
  543. * passes along clkdm_add_sleepdep() value upon success.
  544. */
  545. static int _add_initiator_dep(struct omap_hwmod *oh, struct omap_hwmod *init_oh)
  546. {
  547. if (!oh->_clk)
  548. return -EINVAL;
  549. if (oh->_clk->clkdm && oh->_clk->clkdm->flags & CLKDM_NO_AUTODEPS)
  550. return 0;
  551. return clkdm_add_sleepdep(oh->_clk->clkdm, init_oh->_clk->clkdm);
  552. }
  553. /**
  554. * _del_initiator_dep: allow @oh to smart-idle even if @init_oh is active
  555. * @oh: struct omap_hwmod *
  556. *
  557. * Allow the hardware module @oh to enter idle while the hardare
  558. * module initiator @init_oh is active. Useful when a module will not
  559. * be accessed by a particular initiator (e.g., if a module will not
  560. * be accessed by the IVA, there should be no sleepdep between the IVA
  561. * initiator and the module). Only applies to modules in smart-idle
  562. * mode. If the clockdomain is marked as not needing autodeps, return
  563. * 0 without doing anything. Returns -EINVAL upon error or passes
  564. * along clkdm_del_sleepdep() value upon success.
  565. */
  566. static int _del_initiator_dep(struct omap_hwmod *oh, struct omap_hwmod *init_oh)
  567. {
  568. if (!oh->_clk)
  569. return -EINVAL;
  570. if (oh->_clk->clkdm && oh->_clk->clkdm->flags & CLKDM_NO_AUTODEPS)
  571. return 0;
  572. return clkdm_del_sleepdep(oh->_clk->clkdm, init_oh->_clk->clkdm);
  573. }
  574. /**
  575. * _init_main_clk - get a struct clk * for the the hwmod's main functional clk
  576. * @oh: struct omap_hwmod *
  577. *
  578. * Called from _init_clocks(). Populates the @oh _clk (main
  579. * functional clock pointer) if a main_clk is present. Returns 0 on
  580. * success or -EINVAL on error.
  581. */
  582. static int _init_main_clk(struct omap_hwmod *oh)
  583. {
  584. int ret = 0;
  585. if (!oh->main_clk)
  586. return 0;
  587. oh->_clk = clk_get(NULL, oh->main_clk);
  588. if (IS_ERR(oh->_clk)) {
  589. pr_warning("omap_hwmod: %s: cannot clk_get main_clk %s\n",
  590. oh->name, oh->main_clk);
  591. return -EINVAL;
  592. }
  593. /*
  594. * HACK: This needs a re-visit once clk_prepare() is implemented
  595. * to do something meaningful. Today its just a no-op.
  596. * If clk_prepare() is used at some point to do things like
  597. * voltage scaling etc, then this would have to be moved to
  598. * some point where subsystems like i2c and pmic become
  599. * available.
  600. */
  601. clk_prepare(oh->_clk);
  602. if (!oh->_clk->clkdm)
  603. pr_warning("omap_hwmod: %s: missing clockdomain for %s.\n",
  604. oh->main_clk, oh->_clk->name);
  605. return ret;
  606. }
  607. /**
  608. * _init_interface_clks - get a struct clk * for the the hwmod's interface clks
  609. * @oh: struct omap_hwmod *
  610. *
  611. * Called from _init_clocks(). Populates the @oh OCP slave interface
  612. * clock pointers. Returns 0 on success or -EINVAL on error.
  613. */
  614. static int _init_interface_clks(struct omap_hwmod *oh)
  615. {
  616. struct omap_hwmod_ocp_if *os;
  617. struct list_head *p;
  618. struct clk *c;
  619. int i = 0;
  620. int ret = 0;
  621. p = oh->slave_ports.next;
  622. while (i < oh->slaves_cnt) {
  623. os = _fetch_next_ocp_if(&p, &i);
  624. if (!os->clk)
  625. continue;
  626. c = clk_get(NULL, os->clk);
  627. if (IS_ERR(c)) {
  628. pr_warning("omap_hwmod: %s: cannot clk_get interface_clk %s\n",
  629. oh->name, os->clk);
  630. ret = -EINVAL;
  631. }
  632. os->_clk = c;
  633. /*
  634. * HACK: This needs a re-visit once clk_prepare() is implemented
  635. * to do something meaningful. Today its just a no-op.
  636. * If clk_prepare() is used at some point to do things like
  637. * voltage scaling etc, then this would have to be moved to
  638. * some point where subsystems like i2c and pmic become
  639. * available.
  640. */
  641. clk_prepare(os->_clk);
  642. }
  643. return ret;
  644. }
  645. /**
  646. * _init_opt_clk - get a struct clk * for the the hwmod's optional clocks
  647. * @oh: struct omap_hwmod *
  648. *
  649. * Called from _init_clocks(). Populates the @oh omap_hwmod_opt_clk
  650. * clock pointers. Returns 0 on success or -EINVAL on error.
  651. */
  652. static int _init_opt_clks(struct omap_hwmod *oh)
  653. {
  654. struct omap_hwmod_opt_clk *oc;
  655. struct clk *c;
  656. int i;
  657. int ret = 0;
  658. for (i = oh->opt_clks_cnt, oc = oh->opt_clks; i > 0; i--, oc++) {
  659. c = clk_get(NULL, oc->clk);
  660. if (IS_ERR(c)) {
  661. pr_warning("omap_hwmod: %s: cannot clk_get opt_clk %s\n",
  662. oh->name, oc->clk);
  663. ret = -EINVAL;
  664. }
  665. oc->_clk = c;
  666. /*
  667. * HACK: This needs a re-visit once clk_prepare() is implemented
  668. * to do something meaningful. Today its just a no-op.
  669. * If clk_prepare() is used at some point to do things like
  670. * voltage scaling etc, then this would have to be moved to
  671. * some point where subsystems like i2c and pmic become
  672. * available.
  673. */
  674. clk_prepare(oc->_clk);
  675. }
  676. return ret;
  677. }
  678. /**
  679. * _enable_clocks - enable hwmod main clock and interface clocks
  680. * @oh: struct omap_hwmod *
  681. *
  682. * Enables all clocks necessary for register reads and writes to succeed
  683. * on the hwmod @oh. Returns 0.
  684. */
  685. static int _enable_clocks(struct omap_hwmod *oh)
  686. {
  687. struct omap_hwmod_ocp_if *os;
  688. struct list_head *p;
  689. int i = 0;
  690. pr_debug("omap_hwmod: %s: enabling clocks\n", oh->name);
  691. if (oh->_clk)
  692. clk_enable(oh->_clk);
  693. p = oh->slave_ports.next;
  694. while (i < oh->slaves_cnt) {
  695. os = _fetch_next_ocp_if(&p, &i);
  696. if (os->_clk && (os->flags & OCPIF_SWSUP_IDLE))
  697. clk_enable(os->_clk);
  698. }
  699. /* The opt clocks are controlled by the device driver. */
  700. return 0;
  701. }
  702. /**
  703. * _disable_clocks - disable hwmod main clock and interface clocks
  704. * @oh: struct omap_hwmod *
  705. *
  706. * Disables the hwmod @oh main functional and interface clocks. Returns 0.
  707. */
  708. static int _disable_clocks(struct omap_hwmod *oh)
  709. {
  710. struct omap_hwmod_ocp_if *os;
  711. struct list_head *p;
  712. int i = 0;
  713. pr_debug("omap_hwmod: %s: disabling clocks\n", oh->name);
  714. if (oh->_clk)
  715. clk_disable(oh->_clk);
  716. p = oh->slave_ports.next;
  717. while (i < oh->slaves_cnt) {
  718. os = _fetch_next_ocp_if(&p, &i);
  719. if (os->_clk && (os->flags & OCPIF_SWSUP_IDLE))
  720. clk_disable(os->_clk);
  721. }
  722. /* The opt clocks are controlled by the device driver. */
  723. return 0;
  724. }
  725. static void _enable_optional_clocks(struct omap_hwmod *oh)
  726. {
  727. struct omap_hwmod_opt_clk *oc;
  728. int i;
  729. pr_debug("omap_hwmod: %s: enabling optional clocks\n", oh->name);
  730. for (i = oh->opt_clks_cnt, oc = oh->opt_clks; i > 0; i--, oc++)
  731. if (oc->_clk) {
  732. pr_debug("omap_hwmod: enable %s:%s\n", oc->role,
  733. oc->_clk->name);
  734. clk_enable(oc->_clk);
  735. }
  736. }
  737. static void _disable_optional_clocks(struct omap_hwmod *oh)
  738. {
  739. struct omap_hwmod_opt_clk *oc;
  740. int i;
  741. pr_debug("omap_hwmod: %s: disabling optional clocks\n", oh->name);
  742. for (i = oh->opt_clks_cnt, oc = oh->opt_clks; i > 0; i--, oc++)
  743. if (oc->_clk) {
  744. pr_debug("omap_hwmod: disable %s:%s\n", oc->role,
  745. oc->_clk->name);
  746. clk_disable(oc->_clk);
  747. }
  748. }
  749. /**
  750. * _omap4_enable_module - enable CLKCTRL modulemode on OMAP4
  751. * @oh: struct omap_hwmod *
  752. *
  753. * Enables the PRCM module mode related to the hwmod @oh.
  754. * No return value.
  755. */
  756. static void _omap4_enable_module(struct omap_hwmod *oh)
  757. {
  758. if (!oh->clkdm || !oh->prcm.omap4.modulemode)
  759. return;
  760. pr_debug("omap_hwmod: %s: %s: %d\n",
  761. oh->name, __func__, oh->prcm.omap4.modulemode);
  762. omap4_cminst_module_enable(oh->prcm.omap4.modulemode,
  763. oh->clkdm->prcm_partition,
  764. oh->clkdm->cm_inst,
  765. oh->clkdm->clkdm_offs,
  766. oh->prcm.omap4.clkctrl_offs);
  767. }
  768. /**
  769. * _am33xx_enable_module - enable CLKCTRL modulemode on AM33XX
  770. * @oh: struct omap_hwmod *
  771. *
  772. * Enables the PRCM module mode related to the hwmod @oh.
  773. * No return value.
  774. */
  775. static void _am33xx_enable_module(struct omap_hwmod *oh)
  776. {
  777. if (!oh->clkdm || !oh->prcm.omap4.modulemode)
  778. return;
  779. pr_debug("omap_hwmod: %s: %s: %d\n",
  780. oh->name, __func__, oh->prcm.omap4.modulemode);
  781. am33xx_cm_module_enable(oh->prcm.omap4.modulemode, oh->clkdm->cm_inst,
  782. oh->clkdm->clkdm_offs,
  783. oh->prcm.omap4.clkctrl_offs);
  784. }
  785. /**
  786. * _omap4_wait_target_disable - wait for a module to be disabled on OMAP4
  787. * @oh: struct omap_hwmod *
  788. *
  789. * Wait for a module @oh to enter slave idle. Returns 0 if the module
  790. * does not have an IDLEST bit or if the module successfully enters
  791. * slave idle; otherwise, pass along the return value of the
  792. * appropriate *_cm*_wait_module_idle() function.
  793. */
  794. static int _omap4_wait_target_disable(struct omap_hwmod *oh)
  795. {
  796. if (!oh || !oh->clkdm)
  797. return -EINVAL;
  798. if (oh->_int_flags & _HWMOD_NO_MPU_PORT)
  799. return 0;
  800. if (oh->flags & HWMOD_NO_IDLEST)
  801. return 0;
  802. return omap4_cminst_wait_module_idle(oh->clkdm->prcm_partition,
  803. oh->clkdm->cm_inst,
  804. oh->clkdm->clkdm_offs,
  805. oh->prcm.omap4.clkctrl_offs);
  806. }
  807. /**
  808. * _am33xx_wait_target_disable - wait for a module to be disabled on AM33XX
  809. * @oh: struct omap_hwmod *
  810. *
  811. * Wait for a module @oh to enter slave idle. Returns 0 if the module
  812. * does not have an IDLEST bit or if the module successfully enters
  813. * slave idle; otherwise, pass along the return value of the
  814. * appropriate *_cm*_wait_module_idle() function.
  815. */
  816. static int _am33xx_wait_target_disable(struct omap_hwmod *oh)
  817. {
  818. if (!oh)
  819. return -EINVAL;
  820. if (oh->_int_flags & _HWMOD_NO_MPU_PORT)
  821. return 0;
  822. if (oh->flags & HWMOD_NO_IDLEST)
  823. return 0;
  824. return am33xx_cm_wait_module_idle(oh->clkdm->cm_inst,
  825. oh->clkdm->clkdm_offs,
  826. oh->prcm.omap4.clkctrl_offs);
  827. }
  828. /**
  829. * _count_mpu_irqs - count the number of MPU IRQ lines associated with @oh
  830. * @oh: struct omap_hwmod *oh
  831. *
  832. * Count and return the number of MPU IRQs associated with the hwmod
  833. * @oh. Used to allocate struct resource data. Returns 0 if @oh is
  834. * NULL.
  835. */
  836. static int _count_mpu_irqs(struct omap_hwmod *oh)
  837. {
  838. struct omap_hwmod_irq_info *ohii;
  839. int i = 0;
  840. if (!oh || !oh->mpu_irqs)
  841. return 0;
  842. do {
  843. ohii = &oh->mpu_irqs[i++];
  844. } while (ohii->irq != -1);
  845. return i-1;
  846. }
  847. /**
  848. * _count_sdma_reqs - count the number of SDMA request lines associated with @oh
  849. * @oh: struct omap_hwmod *oh
  850. *
  851. * Count and return the number of SDMA request lines associated with
  852. * the hwmod @oh. Used to allocate struct resource data. Returns 0
  853. * if @oh is NULL.
  854. */
  855. static int _count_sdma_reqs(struct omap_hwmod *oh)
  856. {
  857. struct omap_hwmod_dma_info *ohdi;
  858. int i = 0;
  859. if (!oh || !oh->sdma_reqs)
  860. return 0;
  861. do {
  862. ohdi = &oh->sdma_reqs[i++];
  863. } while (ohdi->dma_req != -1);
  864. return i-1;
  865. }
  866. /**
  867. * _count_ocp_if_addr_spaces - count the number of address space entries for @oh
  868. * @oh: struct omap_hwmod *oh
  869. *
  870. * Count and return the number of address space ranges associated with
  871. * the hwmod @oh. Used to allocate struct resource data. Returns 0
  872. * if @oh is NULL.
  873. */
  874. static int _count_ocp_if_addr_spaces(struct omap_hwmod_ocp_if *os)
  875. {
  876. struct omap_hwmod_addr_space *mem;
  877. int i = 0;
  878. if (!os || !os->addr)
  879. return 0;
  880. do {
  881. mem = &os->addr[i++];
  882. } while (mem->pa_start != mem->pa_end);
  883. return i-1;
  884. }
  885. /**
  886. * _get_mpu_irq_by_name - fetch MPU interrupt line number by name
  887. * @oh: struct omap_hwmod * to operate on
  888. * @name: pointer to the name of the MPU interrupt number to fetch (optional)
  889. * @irq: pointer to an unsigned int to store the MPU IRQ number to
  890. *
  891. * Retrieve a MPU hardware IRQ line number named by @name associated
  892. * with the IP block pointed to by @oh. The IRQ number will be filled
  893. * into the address pointed to by @dma. When @name is non-null, the
  894. * IRQ line number associated with the named entry will be returned.
  895. * If @name is null, the first matching entry will be returned. Data
  896. * order is not meaningful in hwmod data, so callers are strongly
  897. * encouraged to use a non-null @name whenever possible to avoid
  898. * unpredictable effects if hwmod data is later added that causes data
  899. * ordering to change. Returns 0 upon success or a negative error
  900. * code upon error.
  901. */
  902. static int _get_mpu_irq_by_name(struct omap_hwmod *oh, const char *name,
  903. unsigned int *irq)
  904. {
  905. int i;
  906. bool found = false;
  907. if (!oh->mpu_irqs)
  908. return -ENOENT;
  909. i = 0;
  910. while (oh->mpu_irqs[i].irq != -1) {
  911. if (name == oh->mpu_irqs[i].name ||
  912. !strcmp(name, oh->mpu_irqs[i].name)) {
  913. found = true;
  914. break;
  915. }
  916. i++;
  917. }
  918. if (!found)
  919. return -ENOENT;
  920. *irq = oh->mpu_irqs[i].irq;
  921. return 0;
  922. }
  923. /**
  924. * _get_sdma_req_by_name - fetch SDMA request line ID by name
  925. * @oh: struct omap_hwmod * to operate on
  926. * @name: pointer to the name of the SDMA request line to fetch (optional)
  927. * @dma: pointer to an unsigned int to store the request line ID to
  928. *
  929. * Retrieve an SDMA request line ID named by @name on the IP block
  930. * pointed to by @oh. The ID will be filled into the address pointed
  931. * to by @dma. When @name is non-null, the request line ID associated
  932. * with the named entry will be returned. If @name is null, the first
  933. * matching entry will be returned. Data order is not meaningful in
  934. * hwmod data, so callers are strongly encouraged to use a non-null
  935. * @name whenever possible to avoid unpredictable effects if hwmod
  936. * data is later added that causes data ordering to change. Returns 0
  937. * upon success or a negative error code upon error.
  938. */
  939. static int _get_sdma_req_by_name(struct omap_hwmod *oh, const char *name,
  940. unsigned int *dma)
  941. {
  942. int i;
  943. bool found = false;
  944. if (!oh->sdma_reqs)
  945. return -ENOENT;
  946. i = 0;
  947. while (oh->sdma_reqs[i].dma_req != -1) {
  948. if (name == oh->sdma_reqs[i].name ||
  949. !strcmp(name, oh->sdma_reqs[i].name)) {
  950. found = true;
  951. break;
  952. }
  953. i++;
  954. }
  955. if (!found)
  956. return -ENOENT;
  957. *dma = oh->sdma_reqs[i].dma_req;
  958. return 0;
  959. }
  960. /**
  961. * _get_addr_space_by_name - fetch address space start & end by name
  962. * @oh: struct omap_hwmod * to operate on
  963. * @name: pointer to the name of the address space to fetch (optional)
  964. * @pa_start: pointer to a u32 to store the starting address to
  965. * @pa_end: pointer to a u32 to store the ending address to
  966. *
  967. * Retrieve address space start and end addresses for the IP block
  968. * pointed to by @oh. The data will be filled into the addresses
  969. * pointed to by @pa_start and @pa_end. When @name is non-null, the
  970. * address space data associated with the named entry will be
  971. * returned. If @name is null, the first matching entry will be
  972. * returned. Data order is not meaningful in hwmod data, so callers
  973. * are strongly encouraged to use a non-null @name whenever possible
  974. * to avoid unpredictable effects if hwmod data is later added that
  975. * causes data ordering to change. Returns 0 upon success or a
  976. * negative error code upon error.
  977. */
  978. static int _get_addr_space_by_name(struct omap_hwmod *oh, const char *name,
  979. u32 *pa_start, u32 *pa_end)
  980. {
  981. int i, j;
  982. struct omap_hwmod_ocp_if *os;
  983. struct list_head *p = NULL;
  984. bool found = false;
  985. p = oh->slave_ports.next;
  986. i = 0;
  987. while (i < oh->slaves_cnt) {
  988. os = _fetch_next_ocp_if(&p, &i);
  989. if (!os->addr)
  990. return -ENOENT;
  991. j = 0;
  992. while (os->addr[j].pa_start != os->addr[j].pa_end) {
  993. if (name == os->addr[j].name ||
  994. !strcmp(name, os->addr[j].name)) {
  995. found = true;
  996. break;
  997. }
  998. j++;
  999. }
  1000. if (found)
  1001. break;
  1002. }
  1003. if (!found)
  1004. return -ENOENT;
  1005. *pa_start = os->addr[j].pa_start;
  1006. *pa_end = os->addr[j].pa_end;
  1007. return 0;
  1008. }
  1009. /**
  1010. * _save_mpu_port_index - find and save the index to @oh's MPU port
  1011. * @oh: struct omap_hwmod *
  1012. *
  1013. * Determines the array index of the OCP slave port that the MPU uses
  1014. * to address the device, and saves it into the struct omap_hwmod.
  1015. * Intended to be called during hwmod registration only. No return
  1016. * value.
  1017. */
  1018. static void __init _save_mpu_port_index(struct omap_hwmod *oh)
  1019. {
  1020. struct omap_hwmod_ocp_if *os = NULL;
  1021. struct list_head *p;
  1022. int i = 0;
  1023. if (!oh)
  1024. return;
  1025. oh->_int_flags |= _HWMOD_NO_MPU_PORT;
  1026. p = oh->slave_ports.next;
  1027. while (i < oh->slaves_cnt) {
  1028. os = _fetch_next_ocp_if(&p, &i);
  1029. if (os->user & OCP_USER_MPU) {
  1030. oh->_mpu_port = os;
  1031. oh->_int_flags &= ~_HWMOD_NO_MPU_PORT;
  1032. break;
  1033. }
  1034. }
  1035. return;
  1036. }
  1037. /**
  1038. * _find_mpu_rt_port - return omap_hwmod_ocp_if accessible by the MPU
  1039. * @oh: struct omap_hwmod *
  1040. *
  1041. * Given a pointer to a struct omap_hwmod record @oh, return a pointer
  1042. * to the struct omap_hwmod_ocp_if record that is used by the MPU to
  1043. * communicate with the IP block. This interface need not be directly
  1044. * connected to the MPU (and almost certainly is not), but is directly
  1045. * connected to the IP block represented by @oh. Returns a pointer
  1046. * to the struct omap_hwmod_ocp_if * upon success, or returns NULL upon
  1047. * error or if there does not appear to be a path from the MPU to this
  1048. * IP block.
  1049. */
  1050. static struct omap_hwmod_ocp_if *_find_mpu_rt_port(struct omap_hwmod *oh)
  1051. {
  1052. if (!oh || oh->_int_flags & _HWMOD_NO_MPU_PORT || oh->slaves_cnt == 0)
  1053. return NULL;
  1054. return oh->_mpu_port;
  1055. };
  1056. /**
  1057. * _find_mpu_rt_addr_space - return MPU register target address space for @oh
  1058. * @oh: struct omap_hwmod *
  1059. *
  1060. * Returns a pointer to the struct omap_hwmod_addr_space record representing
  1061. * the register target MPU address space; or returns NULL upon error.
  1062. */
  1063. static struct omap_hwmod_addr_space * __init _find_mpu_rt_addr_space(struct omap_hwmod *oh)
  1064. {
  1065. struct omap_hwmod_ocp_if *os;
  1066. struct omap_hwmod_addr_space *mem;
  1067. int found = 0, i = 0;
  1068. os = _find_mpu_rt_port(oh);
  1069. if (!os || !os->addr)
  1070. return NULL;
  1071. do {
  1072. mem = &os->addr[i++];
  1073. if (mem->flags & ADDR_TYPE_RT)
  1074. found = 1;
  1075. } while (!found && mem->pa_start != mem->pa_end);
  1076. return (found) ? mem : NULL;
  1077. }
  1078. /**
  1079. * _enable_sysc - try to bring a module out of idle via OCP_SYSCONFIG
  1080. * @oh: struct omap_hwmod *
  1081. *
  1082. * Ensure that the OCP_SYSCONFIG register for the IP block represented
  1083. * by @oh is set to indicate to the PRCM that the IP block is active.
  1084. * Usually this means placing the module into smart-idle mode and
  1085. * smart-standby, but if there is a bug in the automatic idle handling
  1086. * for the IP block, it may need to be placed into the force-idle or
  1087. * no-idle variants of these modes. No return value.
  1088. */
  1089. static void _enable_sysc(struct omap_hwmod *oh)
  1090. {
  1091. u8 idlemode, sf;
  1092. u32 v;
  1093. bool clkdm_act;
  1094. if (!oh->class->sysc)
  1095. return;
  1096. v = oh->_sysc_cache;
  1097. sf = oh->class->sysc->sysc_flags;
  1098. if (sf & SYSC_HAS_SIDLEMODE) {
  1099. clkdm_act = ((oh->clkdm &&
  1100. oh->clkdm->flags & CLKDM_ACTIVE_WITH_MPU) ||
  1101. (oh->_clk && oh->_clk->clkdm &&
  1102. oh->_clk->clkdm->flags & CLKDM_ACTIVE_WITH_MPU));
  1103. if (clkdm_act && !(oh->class->sysc->idlemodes &
  1104. (SIDLE_SMART | SIDLE_SMART_WKUP)))
  1105. idlemode = HWMOD_IDLEMODE_FORCE;
  1106. else
  1107. idlemode = (oh->flags & HWMOD_SWSUP_SIDLE) ?
  1108. HWMOD_IDLEMODE_NO : HWMOD_IDLEMODE_SMART;
  1109. _set_slave_idlemode(oh, idlemode, &v);
  1110. }
  1111. if (sf & SYSC_HAS_MIDLEMODE) {
  1112. if (oh->flags & HWMOD_SWSUP_MSTANDBY) {
  1113. idlemode = HWMOD_IDLEMODE_NO;
  1114. } else {
  1115. if (sf & SYSC_HAS_ENAWAKEUP)
  1116. _enable_wakeup(oh, &v);
  1117. if (oh->class->sysc->idlemodes & MSTANDBY_SMART_WKUP)
  1118. idlemode = HWMOD_IDLEMODE_SMART_WKUP;
  1119. else
  1120. idlemode = HWMOD_IDLEMODE_SMART;
  1121. }
  1122. _set_master_standbymode(oh, idlemode, &v);
  1123. }
  1124. /*
  1125. * XXX The clock framework should handle this, by
  1126. * calling into this code. But this must wait until the
  1127. * clock structures are tagged with omap_hwmod entries
  1128. */
  1129. if ((oh->flags & HWMOD_SET_DEFAULT_CLOCKACT) &&
  1130. (sf & SYSC_HAS_CLOCKACTIVITY))
  1131. _set_clockactivity(oh, oh->class->sysc->clockact, &v);
  1132. /* If slave is in SMARTIDLE, also enable wakeup */
  1133. if ((sf & SYSC_HAS_SIDLEMODE) && !(oh->flags & HWMOD_SWSUP_SIDLE))
  1134. _enable_wakeup(oh, &v);
  1135. _write_sysconfig(v, oh);
  1136. /*
  1137. * Set the autoidle bit only after setting the smartidle bit
  1138. * Setting this will not have any impact on the other modules.
  1139. */
  1140. if (sf & SYSC_HAS_AUTOIDLE) {
  1141. idlemode = (oh->flags & HWMOD_NO_OCP_AUTOIDLE) ?
  1142. 0 : 1;
  1143. _set_module_autoidle(oh, idlemode, &v);
  1144. _write_sysconfig(v, oh);
  1145. }
  1146. }
  1147. /**
  1148. * _idle_sysc - try to put a module into idle via OCP_SYSCONFIG
  1149. * @oh: struct omap_hwmod *
  1150. *
  1151. * If module is marked as SWSUP_SIDLE, force the module into slave
  1152. * idle; otherwise, configure it for smart-idle. If module is marked
  1153. * as SWSUP_MSUSPEND, force the module into master standby; otherwise,
  1154. * configure it for smart-standby. No return value.
  1155. */
  1156. static void _idle_sysc(struct omap_hwmod *oh)
  1157. {
  1158. u8 idlemode, sf;
  1159. u32 v;
  1160. if (!oh->class->sysc)
  1161. return;
  1162. v = oh->_sysc_cache;
  1163. sf = oh->class->sysc->sysc_flags;
  1164. if (sf & SYSC_HAS_SIDLEMODE) {
  1165. /* XXX What about HWMOD_IDLEMODE_SMART_WKUP? */
  1166. if (oh->flags & HWMOD_SWSUP_SIDLE ||
  1167. !(oh->class->sysc->idlemodes &
  1168. (SIDLE_SMART | SIDLE_SMART_WKUP)))
  1169. idlemode = HWMOD_IDLEMODE_FORCE;
  1170. else
  1171. idlemode = HWMOD_IDLEMODE_SMART;
  1172. _set_slave_idlemode(oh, idlemode, &v);
  1173. }
  1174. if (sf & SYSC_HAS_MIDLEMODE) {
  1175. if (oh->flags & HWMOD_SWSUP_MSTANDBY) {
  1176. idlemode = HWMOD_IDLEMODE_FORCE;
  1177. } else {
  1178. if (sf & SYSC_HAS_ENAWAKEUP)
  1179. _enable_wakeup(oh, &v);
  1180. if (oh->class->sysc->idlemodes & MSTANDBY_SMART_WKUP)
  1181. idlemode = HWMOD_IDLEMODE_SMART_WKUP;
  1182. else
  1183. idlemode = HWMOD_IDLEMODE_SMART;
  1184. }
  1185. _set_master_standbymode(oh, idlemode, &v);
  1186. }
  1187. /* If slave is in SMARTIDLE, also enable wakeup */
  1188. if ((sf & SYSC_HAS_SIDLEMODE) && !(oh->flags & HWMOD_SWSUP_SIDLE))
  1189. _enable_wakeup(oh, &v);
  1190. _write_sysconfig(v, oh);
  1191. }
  1192. /**
  1193. * _shutdown_sysc - force a module into idle via OCP_SYSCONFIG
  1194. * @oh: struct omap_hwmod *
  1195. *
  1196. * Force the module into slave idle and master suspend. No return
  1197. * value.
  1198. */
  1199. static void _shutdown_sysc(struct omap_hwmod *oh)
  1200. {
  1201. u32 v;
  1202. u8 sf;
  1203. if (!oh->class->sysc)
  1204. return;
  1205. v = oh->_sysc_cache;
  1206. sf = oh->class->sysc->sysc_flags;
  1207. if (sf & SYSC_HAS_SIDLEMODE)
  1208. _set_slave_idlemode(oh, HWMOD_IDLEMODE_FORCE, &v);
  1209. if (sf & SYSC_HAS_MIDLEMODE)
  1210. _set_master_standbymode(oh, HWMOD_IDLEMODE_FORCE, &v);
  1211. if (sf & SYSC_HAS_AUTOIDLE)
  1212. _set_module_autoidle(oh, 1, &v);
  1213. _write_sysconfig(v, oh);
  1214. }
  1215. /**
  1216. * _lookup - find an omap_hwmod by name
  1217. * @name: find an omap_hwmod by name
  1218. *
  1219. * Return a pointer to an omap_hwmod by name, or NULL if not found.
  1220. */
  1221. static struct omap_hwmod *_lookup(const char *name)
  1222. {
  1223. struct omap_hwmod *oh, *temp_oh;
  1224. oh = NULL;
  1225. list_for_each_entry(temp_oh, &omap_hwmod_list, node) {
  1226. if (!strcmp(name, temp_oh->name)) {
  1227. oh = temp_oh;
  1228. break;
  1229. }
  1230. }
  1231. return oh;
  1232. }
  1233. /**
  1234. * _init_clkdm - look up a clockdomain name, store pointer in omap_hwmod
  1235. * @oh: struct omap_hwmod *
  1236. *
  1237. * Convert a clockdomain name stored in a struct omap_hwmod into a
  1238. * clockdomain pointer, and save it into the struct omap_hwmod.
  1239. * Return -EINVAL if the clkdm_name lookup failed.
  1240. */
  1241. static int _init_clkdm(struct omap_hwmod *oh)
  1242. {
  1243. if (!oh->clkdm_name)
  1244. return 0;
  1245. oh->clkdm = clkdm_lookup(oh->clkdm_name);
  1246. if (!oh->clkdm) {
  1247. pr_warning("omap_hwmod: %s: could not associate to clkdm %s\n",
  1248. oh->name, oh->clkdm_name);
  1249. return -EINVAL;
  1250. }
  1251. pr_debug("omap_hwmod: %s: associated to clkdm %s\n",
  1252. oh->name, oh->clkdm_name);
  1253. return 0;
  1254. }
  1255. /**
  1256. * _init_clocks - clk_get() all clocks associated with this hwmod. Retrieve as
  1257. * well the clockdomain.
  1258. * @oh: struct omap_hwmod *
  1259. * @data: not used; pass NULL
  1260. *
  1261. * Called by omap_hwmod_setup_*() (after omap2_clk_init()).
  1262. * Resolves all clock names embedded in the hwmod. Returns 0 on
  1263. * success, or a negative error code on failure.
  1264. */
  1265. static int _init_clocks(struct omap_hwmod *oh, void *data)
  1266. {
  1267. int ret = 0;
  1268. if (oh->_state != _HWMOD_STATE_REGISTERED)
  1269. return 0;
  1270. pr_debug("omap_hwmod: %s: looking up clocks\n", oh->name);
  1271. ret |= _init_main_clk(oh);
  1272. ret |= _init_interface_clks(oh);
  1273. ret |= _init_opt_clks(oh);
  1274. if (soc_ops.init_clkdm)
  1275. ret |= soc_ops.init_clkdm(oh);
  1276. if (!ret)
  1277. oh->_state = _HWMOD_STATE_CLKS_INITED;
  1278. else
  1279. pr_warning("omap_hwmod: %s: cannot _init_clocks\n", oh->name);
  1280. return ret;
  1281. }
  1282. /**
  1283. * _lookup_hardreset - fill register bit info for this hwmod/reset line
  1284. * @oh: struct omap_hwmod *
  1285. * @name: name of the reset line in the context of this hwmod
  1286. * @ohri: struct omap_hwmod_rst_info * that this function will fill in
  1287. *
  1288. * Return the bit position of the reset line that match the
  1289. * input name. Return -ENOENT if not found.
  1290. */
  1291. static u8 _lookup_hardreset(struct omap_hwmod *oh, const char *name,
  1292. struct omap_hwmod_rst_info *ohri)
  1293. {
  1294. int i;
  1295. for (i = 0; i < oh->rst_lines_cnt; i++) {
  1296. const char *rst_line = oh->rst_lines[i].name;
  1297. if (!strcmp(rst_line, name)) {
  1298. ohri->rst_shift = oh->rst_lines[i].rst_shift;
  1299. ohri->st_shift = oh->rst_lines[i].st_shift;
  1300. pr_debug("omap_hwmod: %s: %s: %s: rst %d st %d\n",
  1301. oh->name, __func__, rst_line, ohri->rst_shift,
  1302. ohri->st_shift);
  1303. return 0;
  1304. }
  1305. }
  1306. return -ENOENT;
  1307. }
  1308. /**
  1309. * _assert_hardreset - assert the HW reset line of submodules
  1310. * contained in the hwmod module.
  1311. * @oh: struct omap_hwmod *
  1312. * @name: name of the reset line to lookup and assert
  1313. *
  1314. * Some IP like dsp, ipu or iva contain processor that require an HW
  1315. * reset line to be assert / deassert in order to enable fully the IP.
  1316. * Returns -EINVAL if @oh is null, -ENOSYS if we have no way of
  1317. * asserting the hardreset line on the currently-booted SoC, or passes
  1318. * along the return value from _lookup_hardreset() or the SoC's
  1319. * assert_hardreset code.
  1320. */
  1321. static int _assert_hardreset(struct omap_hwmod *oh, const char *name)
  1322. {
  1323. struct omap_hwmod_rst_info ohri;
  1324. u8 ret = -EINVAL;
  1325. if (!oh)
  1326. return -EINVAL;
  1327. if (!soc_ops.assert_hardreset)
  1328. return -ENOSYS;
  1329. ret = _lookup_hardreset(oh, name, &ohri);
  1330. if (IS_ERR_VALUE(ret))
  1331. return ret;
  1332. ret = soc_ops.assert_hardreset(oh, &ohri);
  1333. return ret;
  1334. }
  1335. /**
  1336. * _deassert_hardreset - deassert the HW reset line of submodules contained
  1337. * in the hwmod module.
  1338. * @oh: struct omap_hwmod *
  1339. * @name: name of the reset line to look up and deassert
  1340. *
  1341. * Some IP like dsp, ipu or iva contain processor that require an HW
  1342. * reset line to be assert / deassert in order to enable fully the IP.
  1343. * Returns -EINVAL if @oh is null, -ENOSYS if we have no way of
  1344. * deasserting the hardreset line on the currently-booted SoC, or passes
  1345. * along the return value from _lookup_hardreset() or the SoC's
  1346. * deassert_hardreset code.
  1347. */
  1348. static int _deassert_hardreset(struct omap_hwmod *oh, const char *name)
  1349. {
  1350. struct omap_hwmod_rst_info ohri;
  1351. int ret = -EINVAL;
  1352. if (!oh)
  1353. return -EINVAL;
  1354. if (!soc_ops.deassert_hardreset)
  1355. return -ENOSYS;
  1356. ret = _lookup_hardreset(oh, name, &ohri);
  1357. if (IS_ERR_VALUE(ret))
  1358. return ret;
  1359. ret = soc_ops.deassert_hardreset(oh, &ohri);
  1360. if (ret == -EBUSY)
  1361. pr_warning("omap_hwmod: %s: failed to hardreset\n", oh->name);
  1362. return ret;
  1363. }
  1364. /**
  1365. * _read_hardreset - read the HW reset line state of submodules
  1366. * contained in the hwmod module
  1367. * @oh: struct omap_hwmod *
  1368. * @name: name of the reset line to look up and read
  1369. *
  1370. * Return the state of the reset line. Returns -EINVAL if @oh is
  1371. * null, -ENOSYS if we have no way of reading the hardreset line
  1372. * status on the currently-booted SoC, or passes along the return
  1373. * value from _lookup_hardreset() or the SoC's is_hardreset_asserted
  1374. * code.
  1375. */
  1376. static int _read_hardreset(struct omap_hwmod *oh, const char *name)
  1377. {
  1378. struct omap_hwmod_rst_info ohri;
  1379. u8 ret = -EINVAL;
  1380. if (!oh)
  1381. return -EINVAL;
  1382. if (!soc_ops.is_hardreset_asserted)
  1383. return -ENOSYS;
  1384. ret = _lookup_hardreset(oh, name, &ohri);
  1385. if (IS_ERR_VALUE(ret))
  1386. return ret;
  1387. return soc_ops.is_hardreset_asserted(oh, &ohri);
  1388. }
  1389. /**
  1390. * _are_any_hardreset_lines_asserted - return true if part of @oh is hard-reset
  1391. * @oh: struct omap_hwmod *
  1392. *
  1393. * If any hardreset line associated with @oh is asserted, then return true.
  1394. * Otherwise, if @oh has no hardreset lines associated with it, or if
  1395. * no hardreset lines associated with @oh are asserted, then return false.
  1396. * This function is used to avoid executing some parts of the IP block
  1397. * enable/disable sequence if a hardreset line is set.
  1398. */
  1399. static bool _are_any_hardreset_lines_asserted(struct omap_hwmod *oh)
  1400. {
  1401. int i;
  1402. if (oh->rst_lines_cnt == 0)
  1403. return false;
  1404. for (i = 0; i < oh->rst_lines_cnt; i++)
  1405. if (_read_hardreset(oh, oh->rst_lines[i].name) > 0)
  1406. return true;
  1407. return false;
  1408. }
  1409. /**
  1410. * _omap4_disable_module - enable CLKCTRL modulemode on OMAP4
  1411. * @oh: struct omap_hwmod *
  1412. *
  1413. * Disable the PRCM module mode related to the hwmod @oh.
  1414. * Return EINVAL if the modulemode is not supported and 0 in case of success.
  1415. */
  1416. static int _omap4_disable_module(struct omap_hwmod *oh)
  1417. {
  1418. int v;
  1419. if (!oh->clkdm || !oh->prcm.omap4.modulemode)
  1420. return -EINVAL;
  1421. pr_debug("omap_hwmod: %s: %s\n", oh->name, __func__);
  1422. omap4_cminst_module_disable(oh->clkdm->prcm_partition,
  1423. oh->clkdm->cm_inst,
  1424. oh->clkdm->clkdm_offs,
  1425. oh->prcm.omap4.clkctrl_offs);
  1426. if (_are_any_hardreset_lines_asserted(oh))
  1427. return 0;
  1428. v = _omap4_wait_target_disable(oh);
  1429. if (v)
  1430. pr_warn("omap_hwmod: %s: _wait_target_disable failed\n",
  1431. oh->name);
  1432. return 0;
  1433. }
  1434. /**
  1435. * _am33xx_disable_module - enable CLKCTRL modulemode on AM33XX
  1436. * @oh: struct omap_hwmod *
  1437. *
  1438. * Disable the PRCM module mode related to the hwmod @oh.
  1439. * Return EINVAL if the modulemode is not supported and 0 in case of success.
  1440. */
  1441. static int _am33xx_disable_module(struct omap_hwmod *oh)
  1442. {
  1443. int v;
  1444. if (!oh->clkdm || !oh->prcm.omap4.modulemode)
  1445. return -EINVAL;
  1446. pr_debug("omap_hwmod: %s: %s\n", oh->name, __func__);
  1447. am33xx_cm_module_disable(oh->clkdm->cm_inst, oh->clkdm->clkdm_offs,
  1448. oh->prcm.omap4.clkctrl_offs);
  1449. if (_are_any_hardreset_lines_asserted(oh))
  1450. return 0;
  1451. v = _am33xx_wait_target_disable(oh);
  1452. if (v)
  1453. pr_warn("omap_hwmod: %s: _wait_target_disable failed\n",
  1454. oh->name);
  1455. return 0;
  1456. }
  1457. /**
  1458. * _ocp_softreset - reset an omap_hwmod via the OCP_SYSCONFIG bit
  1459. * @oh: struct omap_hwmod *
  1460. *
  1461. * Resets an omap_hwmod @oh via the OCP_SYSCONFIG bit. hwmod must be
  1462. * enabled for this to work. Returns -ENOENT if the hwmod cannot be
  1463. * reset this way, -EINVAL if the hwmod is in the wrong state,
  1464. * -ETIMEDOUT if the module did not reset in time, or 0 upon success.
  1465. *
  1466. * In OMAP3 a specific SYSSTATUS register is used to get the reset status.
  1467. * Starting in OMAP4, some IPs do not have SYSSTATUS registers and instead
  1468. * use the SYSCONFIG softreset bit to provide the status.
  1469. *
  1470. * Note that some IP like McBSP do have reset control but don't have
  1471. * reset status.
  1472. */
  1473. static int _ocp_softreset(struct omap_hwmod *oh)
  1474. {
  1475. u32 v, softrst_mask;
  1476. int c = 0;
  1477. int ret = 0;
  1478. if (!oh->class->sysc ||
  1479. !(oh->class->sysc->sysc_flags & SYSC_HAS_SOFTRESET))
  1480. return -ENOENT;
  1481. /* clocks must be on for this operation */
  1482. if (oh->_state != _HWMOD_STATE_ENABLED) {
  1483. pr_warning("omap_hwmod: %s: reset can only be entered from "
  1484. "enabled state\n", oh->name);
  1485. return -EINVAL;
  1486. }
  1487. /* For some modules, all optionnal clocks need to be enabled as well */
  1488. if (oh->flags & HWMOD_CONTROL_OPT_CLKS_IN_RESET)
  1489. _enable_optional_clocks(oh);
  1490. pr_debug("omap_hwmod: %s: resetting via OCP SOFTRESET\n", oh->name);
  1491. v = oh->_sysc_cache;
  1492. ret = _set_softreset(oh, &v);
  1493. if (ret)
  1494. goto dis_opt_clks;
  1495. _write_sysconfig(v, oh);
  1496. if (oh->class->sysc->srst_udelay)
  1497. udelay(oh->class->sysc->srst_udelay);
  1498. if (oh->class->sysc->sysc_flags & SYSS_HAS_RESET_STATUS)
  1499. omap_test_timeout((omap_hwmod_read(oh,
  1500. oh->class->sysc->syss_offs)
  1501. & SYSS_RESETDONE_MASK),
  1502. MAX_MODULE_SOFTRESET_WAIT, c);
  1503. else if (oh->class->sysc->sysc_flags & SYSC_HAS_RESET_STATUS) {
  1504. softrst_mask = (0x1 << oh->class->sysc->sysc_fields->srst_shift);
  1505. omap_test_timeout(!(omap_hwmod_read(oh,
  1506. oh->class->sysc->sysc_offs)
  1507. & softrst_mask),
  1508. MAX_MODULE_SOFTRESET_WAIT, c);
  1509. }
  1510. if (c == MAX_MODULE_SOFTRESET_WAIT)
  1511. pr_warning("omap_hwmod: %s: softreset failed (waited %d usec)\n",
  1512. oh->name, MAX_MODULE_SOFTRESET_WAIT);
  1513. else
  1514. pr_debug("omap_hwmod: %s: softreset in %d usec\n", oh->name, c);
  1515. /*
  1516. * XXX add _HWMOD_STATE_WEDGED for modules that don't come back from
  1517. * _wait_target_ready() or _reset()
  1518. */
  1519. ret = (c == MAX_MODULE_SOFTRESET_WAIT) ? -ETIMEDOUT : 0;
  1520. dis_opt_clks:
  1521. if (oh->flags & HWMOD_CONTROL_OPT_CLKS_IN_RESET)
  1522. _disable_optional_clocks(oh);
  1523. return ret;
  1524. }
  1525. /**
  1526. * _reset - reset an omap_hwmod
  1527. * @oh: struct omap_hwmod *
  1528. *
  1529. * Resets an omap_hwmod @oh. If the module has a custom reset
  1530. * function pointer defined, then call it to reset the IP block, and
  1531. * pass along its return value to the caller. Otherwise, if the IP
  1532. * block has an OCP_SYSCONFIG register with a SOFTRESET bitfield
  1533. * associated with it, call a function to reset the IP block via that
  1534. * method, and pass along the return value to the caller. Finally, if
  1535. * the IP block has some hardreset lines associated with it, assert
  1536. * all of those, but do _not_ deassert them. (This is because driver
  1537. * authors have expressed an apparent requirement to control the
  1538. * deassertion of the hardreset lines themselves.)
  1539. *
  1540. * The default software reset mechanism for most OMAP IP blocks is
  1541. * triggered via the OCP_SYSCONFIG.SOFTRESET bit. However, some
  1542. * hwmods cannot be reset via this method. Some are not targets and
  1543. * therefore have no OCP header registers to access. Others (like the
  1544. * IVA) have idiosyncratic reset sequences. So for these relatively
  1545. * rare cases, custom reset code can be supplied in the struct
  1546. * omap_hwmod_class .reset function pointer.
  1547. *
  1548. * _set_dmadisable() is called to set the DMADISABLE bit so that it
  1549. * does not prevent idling of the system. This is necessary for cases
  1550. * where ROMCODE/BOOTLOADER uses dma and transfers control to the
  1551. * kernel without disabling dma.
  1552. *
  1553. * Passes along the return value from either _ocp_softreset() or the
  1554. * custom reset function - these must return -EINVAL if the hwmod
  1555. * cannot be reset this way or if the hwmod is in the wrong state,
  1556. * -ETIMEDOUT if the module did not reset in time, or 0 upon success.
  1557. */
  1558. static int _reset(struct omap_hwmod *oh)
  1559. {
  1560. int i, r;
  1561. pr_debug("omap_hwmod: %s: resetting\n", oh->name);
  1562. if (oh->class->reset) {
  1563. r = oh->class->reset(oh);
  1564. } else {
  1565. if (oh->rst_lines_cnt > 0) {
  1566. for (i = 0; i < oh->rst_lines_cnt; i++)
  1567. _assert_hardreset(oh, oh->rst_lines[i].name);
  1568. return 0;
  1569. } else {
  1570. r = _ocp_softreset(oh);
  1571. if (r == -ENOENT)
  1572. r = 0;
  1573. }
  1574. }
  1575. _set_dmadisable(oh);
  1576. /*
  1577. * OCP_SYSCONFIG bits need to be reprogrammed after a
  1578. * softreset. The _enable() function should be split to avoid
  1579. * the rewrite of the OCP_SYSCONFIG register.
  1580. */
  1581. if (oh->class->sysc) {
  1582. _update_sysc_cache(oh);
  1583. _enable_sysc(oh);
  1584. }
  1585. return r;
  1586. }
  1587. /**
  1588. * _reconfigure_io_chain - clear any I/O chain wakeups and reconfigure chain
  1589. *
  1590. * Call the appropriate PRM function to clear any logged I/O chain
  1591. * wakeups and to reconfigure the chain. This apparently needs to be
  1592. * done upon every mux change. Since hwmods can be concurrently
  1593. * enabled and idled, hold a spinlock around the I/O chain
  1594. * reconfiguration sequence. No return value.
  1595. *
  1596. * XXX When the PRM code is moved to drivers, this function can be removed,
  1597. * as the PRM infrastructure should abstract this.
  1598. */
  1599. static void _reconfigure_io_chain(void)
  1600. {
  1601. unsigned long flags;
  1602. spin_lock_irqsave(&io_chain_lock, flags);
  1603. if (cpu_is_omap34xx() && omap3_has_io_chain_ctrl())
  1604. omap3xxx_prm_reconfigure_io_chain();
  1605. else if (cpu_is_omap44xx())
  1606. omap44xx_prm_reconfigure_io_chain();
  1607. spin_unlock_irqrestore(&io_chain_lock, flags);
  1608. }
  1609. /**
  1610. * _enable - enable an omap_hwmod
  1611. * @oh: struct omap_hwmod *
  1612. *
  1613. * Enables an omap_hwmod @oh such that the MPU can access the hwmod's
  1614. * register target. Returns -EINVAL if the hwmod is in the wrong
  1615. * state or passes along the return value of _wait_target_ready().
  1616. */
  1617. static int _enable(struct omap_hwmod *oh)
  1618. {
  1619. int r;
  1620. int hwsup = 0;
  1621. pr_debug("omap_hwmod: %s: enabling\n", oh->name);
  1622. /*
  1623. * hwmods with HWMOD_INIT_NO_IDLE flag set are left in enabled
  1624. * state at init. Now that someone is really trying to enable
  1625. * them, just ensure that the hwmod mux is set.
  1626. */
  1627. if (oh->_int_flags & _HWMOD_SKIP_ENABLE) {
  1628. /*
  1629. * If the caller has mux data populated, do the mux'ing
  1630. * which wouldn't have been done as part of the _enable()
  1631. * done during setup.
  1632. */
  1633. if (oh->mux)
  1634. omap_hwmod_mux(oh->mux, _HWMOD_STATE_ENABLED);
  1635. oh->_int_flags &= ~_HWMOD_SKIP_ENABLE;
  1636. return 0;
  1637. }
  1638. if (oh->_state != _HWMOD_STATE_INITIALIZED &&
  1639. oh->_state != _HWMOD_STATE_IDLE &&
  1640. oh->_state != _HWMOD_STATE_DISABLED) {
  1641. WARN(1, "omap_hwmod: %s: enabled state can only be entered from initialized, idle, or disabled state\n",
  1642. oh->name);
  1643. return -EINVAL;
  1644. }
  1645. /*
  1646. * If an IP block contains HW reset lines and any of them are
  1647. * asserted, we let integration code associated with that
  1648. * block handle the enable. We've received very little
  1649. * information on what those driver authors need, and until
  1650. * detailed information is provided and the driver code is
  1651. * posted to the public lists, this is probably the best we
  1652. * can do.
  1653. */
  1654. if (_are_any_hardreset_lines_asserted(oh))
  1655. return 0;
  1656. /* Mux pins for device runtime if populated */
  1657. if (oh->mux && (!oh->mux->enabled ||
  1658. ((oh->_state == _HWMOD_STATE_IDLE) &&
  1659. oh->mux->pads_dynamic))) {
  1660. omap_hwmod_mux(oh->mux, _HWMOD_STATE_ENABLED);
  1661. _reconfigure_io_chain();
  1662. }
  1663. _add_initiator_dep(oh, mpu_oh);
  1664. if (oh->clkdm) {
  1665. /*
  1666. * A clockdomain must be in SW_SUP before enabling
  1667. * completely the module. The clockdomain can be set
  1668. * in HW_AUTO only when the module become ready.
  1669. */
  1670. hwsup = clkdm_in_hwsup(oh->clkdm);
  1671. r = clkdm_hwmod_enable(oh->clkdm, oh);
  1672. if (r) {
  1673. WARN(1, "omap_hwmod: %s: could not enable clockdomain %s: %d\n",
  1674. oh->name, oh->clkdm->name, r);
  1675. return r;
  1676. }
  1677. }
  1678. _enable_clocks(oh);
  1679. if (soc_ops.enable_module)
  1680. soc_ops.enable_module(oh);
  1681. r = (soc_ops.wait_target_ready) ? soc_ops.wait_target_ready(oh) :
  1682. -EINVAL;
  1683. if (!r) {
  1684. /*
  1685. * Set the clockdomain to HW_AUTO only if the target is ready,
  1686. * assuming that the previous state was HW_AUTO
  1687. */
  1688. if (oh->clkdm && hwsup)
  1689. clkdm_allow_idle(oh->clkdm);
  1690. oh->_state = _HWMOD_STATE_ENABLED;
  1691. /* Access the sysconfig only if the target is ready */
  1692. if (oh->class->sysc) {
  1693. if (!(oh->_int_flags & _HWMOD_SYSCONFIG_LOADED))
  1694. _update_sysc_cache(oh);
  1695. _enable_sysc(oh);
  1696. }
  1697. } else {
  1698. _omap4_disable_module(oh);
  1699. _disable_clocks(oh);
  1700. pr_debug("omap_hwmod: %s: _wait_target_ready: %d\n",
  1701. oh->name, r);
  1702. if (oh->clkdm)
  1703. clkdm_hwmod_disable(oh->clkdm, oh);
  1704. }
  1705. return r;
  1706. }
  1707. /**
  1708. * _idle - idle an omap_hwmod
  1709. * @oh: struct omap_hwmod *
  1710. *
  1711. * Idles an omap_hwmod @oh. This should be called once the hwmod has
  1712. * no further work. Returns -EINVAL if the hwmod is in the wrong
  1713. * state or returns 0.
  1714. */
  1715. static int _idle(struct omap_hwmod *oh)
  1716. {
  1717. pr_debug("omap_hwmod: %s: idling\n", oh->name);
  1718. if (oh->_state != _HWMOD_STATE_ENABLED) {
  1719. WARN(1, "omap_hwmod: %s: idle state can only be entered from enabled state\n",
  1720. oh->name);
  1721. return -EINVAL;
  1722. }
  1723. if (_are_any_hardreset_lines_asserted(oh))
  1724. return 0;
  1725. if (oh->class->sysc)
  1726. _idle_sysc(oh);
  1727. _del_initiator_dep(oh, mpu_oh);
  1728. if (soc_ops.disable_module)
  1729. soc_ops.disable_module(oh);
  1730. /*
  1731. * The module must be in idle mode before disabling any parents
  1732. * clocks. Otherwise, the parent clock might be disabled before
  1733. * the module transition is done, and thus will prevent the
  1734. * transition to complete properly.
  1735. */
  1736. _disable_clocks(oh);
  1737. if (oh->clkdm)
  1738. clkdm_hwmod_disable(oh->clkdm, oh);
  1739. /* Mux pins for device idle if populated */
  1740. if (oh->mux && oh->mux->pads_dynamic) {
  1741. omap_hwmod_mux(oh->mux, _HWMOD_STATE_IDLE);
  1742. _reconfigure_io_chain();
  1743. }
  1744. oh->_state = _HWMOD_STATE_IDLE;
  1745. return 0;
  1746. }
  1747. /**
  1748. * omap_hwmod_set_ocp_autoidle - set the hwmod's OCP autoidle bit
  1749. * @oh: struct omap_hwmod *
  1750. * @autoidle: desired AUTOIDLE bitfield value (0 or 1)
  1751. *
  1752. * Sets the IP block's OCP autoidle bit in hardware, and updates our
  1753. * local copy. Intended to be used by drivers that require
  1754. * direct manipulation of the AUTOIDLE bits.
  1755. * Returns -EINVAL if @oh is null or is not in the ENABLED state, or passes
  1756. * along the return value from _set_module_autoidle().
  1757. *
  1758. * Any users of this function should be scrutinized carefully.
  1759. */
  1760. int omap_hwmod_set_ocp_autoidle(struct omap_hwmod *oh, u8 autoidle)
  1761. {
  1762. u32 v;
  1763. int retval = 0;
  1764. unsigned long flags;
  1765. if (!oh || oh->_state != _HWMOD_STATE_ENABLED)
  1766. return -EINVAL;
  1767. spin_lock_irqsave(&oh->_lock, flags);
  1768. v = oh->_sysc_cache;
  1769. retval = _set_module_autoidle(oh, autoidle, &v);
  1770. if (!retval)
  1771. _write_sysconfig(v, oh);
  1772. spin_unlock_irqrestore(&oh->_lock, flags);
  1773. return retval;
  1774. }
  1775. /**
  1776. * _shutdown - shutdown an omap_hwmod
  1777. * @oh: struct omap_hwmod *
  1778. *
  1779. * Shut down an omap_hwmod @oh. This should be called when the driver
  1780. * used for the hwmod is removed or unloaded or if the driver is not
  1781. * used by the system. Returns -EINVAL if the hwmod is in the wrong
  1782. * state or returns 0.
  1783. */
  1784. static int _shutdown(struct omap_hwmod *oh)
  1785. {
  1786. int ret, i;
  1787. u8 prev_state;
  1788. if (oh->_state != _HWMOD_STATE_IDLE &&
  1789. oh->_state != _HWMOD_STATE_ENABLED) {
  1790. WARN(1, "omap_hwmod: %s: disabled state can only be entered from idle, or enabled state\n",
  1791. oh->name);
  1792. return -EINVAL;
  1793. }
  1794. if (_are_any_hardreset_lines_asserted(oh))
  1795. return 0;
  1796. pr_debug("omap_hwmod: %s: disabling\n", oh->name);
  1797. if (oh->class->pre_shutdown) {
  1798. prev_state = oh->_state;
  1799. if (oh->_state == _HWMOD_STATE_IDLE)
  1800. _enable(oh);
  1801. ret = oh->class->pre_shutdown(oh);
  1802. if (ret) {
  1803. if (prev_state == _HWMOD_STATE_IDLE)
  1804. _idle(oh);
  1805. return ret;
  1806. }
  1807. }
  1808. if (oh->class->sysc) {
  1809. if (oh->_state == _HWMOD_STATE_IDLE)
  1810. _enable(oh);
  1811. _shutdown_sysc(oh);
  1812. }
  1813. /* clocks and deps are already disabled in idle */
  1814. if (oh->_state == _HWMOD_STATE_ENABLED) {
  1815. _del_initiator_dep(oh, mpu_oh);
  1816. /* XXX what about the other system initiators here? dma, dsp */
  1817. if (soc_ops.disable_module)
  1818. soc_ops.disable_module(oh);
  1819. _disable_clocks(oh);
  1820. if (oh->clkdm)
  1821. clkdm_hwmod_disable(oh->clkdm, oh);
  1822. }
  1823. /* XXX Should this code also force-disable the optional clocks? */
  1824. for (i = 0; i < oh->rst_lines_cnt; i++)
  1825. _assert_hardreset(oh, oh->rst_lines[i].name);
  1826. /* Mux pins to safe mode or use populated off mode values */
  1827. if (oh->mux)
  1828. omap_hwmod_mux(oh->mux, _HWMOD_STATE_DISABLED);
  1829. oh->_state = _HWMOD_STATE_DISABLED;
  1830. return 0;
  1831. }
  1832. /**
  1833. * _init_mpu_rt_base - populate the virtual address for a hwmod
  1834. * @oh: struct omap_hwmod * to locate the virtual address
  1835. *
  1836. * Cache the virtual address used by the MPU to access this IP block's
  1837. * registers. This address is needed early so the OCP registers that
  1838. * are part of the device's address space can be ioremapped properly.
  1839. * No return value.
  1840. */
  1841. static void __init _init_mpu_rt_base(struct omap_hwmod *oh, void *data)
  1842. {
  1843. struct omap_hwmod_addr_space *mem;
  1844. void __iomem *va_start;
  1845. if (!oh)
  1846. return;
  1847. _save_mpu_port_index(oh);
  1848. if (oh->_int_flags & _HWMOD_NO_MPU_PORT)
  1849. return;
  1850. mem = _find_mpu_rt_addr_space(oh);
  1851. if (!mem) {
  1852. pr_debug("omap_hwmod: %s: no MPU register target found\n",
  1853. oh->name);
  1854. return;
  1855. }
  1856. va_start = ioremap(mem->pa_start, mem->pa_end - mem->pa_start);
  1857. if (!va_start) {
  1858. pr_err("omap_hwmod: %s: Could not ioremap\n", oh->name);
  1859. return;
  1860. }
  1861. pr_debug("omap_hwmod: %s: MPU register target at va %p\n",
  1862. oh->name, va_start);
  1863. oh->_mpu_rt_va = va_start;
  1864. }
  1865. /**
  1866. * _init - initialize internal data for the hwmod @oh
  1867. * @oh: struct omap_hwmod *
  1868. * @n: (unused)
  1869. *
  1870. * Look up the clocks and the address space used by the MPU to access
  1871. * registers belonging to the hwmod @oh. @oh must already be
  1872. * registered at this point. This is the first of two phases for
  1873. * hwmod initialization. Code called here does not touch any hardware
  1874. * registers, it simply prepares internal data structures. Returns 0
  1875. * upon success or if the hwmod isn't registered, or -EINVAL upon
  1876. * failure.
  1877. */
  1878. static int __init _init(struct omap_hwmod *oh, void *data)
  1879. {
  1880. int r;
  1881. if (oh->_state != _HWMOD_STATE_REGISTERED)
  1882. return 0;
  1883. _init_mpu_rt_base(oh, NULL);
  1884. r = _init_clocks(oh, NULL);
  1885. if (IS_ERR_VALUE(r)) {
  1886. WARN(1, "omap_hwmod: %s: couldn't init clocks\n", oh->name);
  1887. return -EINVAL;
  1888. }
  1889. oh->_state = _HWMOD_STATE_INITIALIZED;
  1890. return 0;
  1891. }
  1892. /**
  1893. * _setup_iclk_autoidle - configure an IP block's interface clocks
  1894. * @oh: struct omap_hwmod *
  1895. *
  1896. * Set up the module's interface clocks. XXX This function is still mostly
  1897. * a stub; implementing this properly requires iclk autoidle usecounting in
  1898. * the clock code. No return value.
  1899. */
  1900. static void __init _setup_iclk_autoidle(struct omap_hwmod *oh)
  1901. {
  1902. struct omap_hwmod_ocp_if *os;
  1903. struct list_head *p;
  1904. int i = 0;
  1905. if (oh->_state != _HWMOD_STATE_INITIALIZED)
  1906. return;
  1907. p = oh->slave_ports.next;
  1908. while (i < oh->slaves_cnt) {
  1909. os = _fetch_next_ocp_if(&p, &i);
  1910. if (!os->_clk)
  1911. continue;
  1912. if (os->flags & OCPIF_SWSUP_IDLE) {
  1913. /* XXX omap_iclk_deny_idle(c); */
  1914. } else {
  1915. /* XXX omap_iclk_allow_idle(c); */
  1916. clk_enable(os->_clk);
  1917. }
  1918. }
  1919. return;
  1920. }
  1921. /**
  1922. * _setup_reset - reset an IP block during the setup process
  1923. * @oh: struct omap_hwmod *
  1924. *
  1925. * Reset the IP block corresponding to the hwmod @oh during the setup
  1926. * process. The IP block is first enabled so it can be successfully
  1927. * reset. Returns 0 upon success or a negative error code upon
  1928. * failure.
  1929. */
  1930. static int __init _setup_reset(struct omap_hwmod *oh)
  1931. {
  1932. int r;
  1933. if (oh->_state != _HWMOD_STATE_INITIALIZED)
  1934. return -EINVAL;
  1935. if (oh->rst_lines_cnt == 0) {
  1936. r = _enable(oh);
  1937. if (r) {
  1938. pr_warning("omap_hwmod: %s: cannot be enabled for reset (%d)\n",
  1939. oh->name, oh->_state);
  1940. return -EINVAL;
  1941. }
  1942. }
  1943. if (!(oh->flags & HWMOD_INIT_NO_RESET))
  1944. r = _reset(oh);
  1945. return r;
  1946. }
  1947. /**
  1948. * _setup_postsetup - transition to the appropriate state after _setup
  1949. * @oh: struct omap_hwmod *
  1950. *
  1951. * Place an IP block represented by @oh into a "post-setup" state --
  1952. * either IDLE, ENABLED, or DISABLED. ("post-setup" simply means that
  1953. * this function is called at the end of _setup().) The postsetup
  1954. * state for an IP block can be changed by calling
  1955. * omap_hwmod_enter_postsetup_state() early in the boot process,
  1956. * before one of the omap_hwmod_setup*() functions are called for the
  1957. * IP block.
  1958. *
  1959. * The IP block stays in this state until a PM runtime-based driver is
  1960. * loaded for that IP block. A post-setup state of IDLE is
  1961. * appropriate for almost all IP blocks with runtime PM-enabled
  1962. * drivers, since those drivers are able to enable the IP block. A
  1963. * post-setup state of ENABLED is appropriate for kernels with PM
  1964. * runtime disabled. The DISABLED state is appropriate for unusual IP
  1965. * blocks such as the MPU WDTIMER on kernels without WDTIMER drivers
  1966. * included, since the WDTIMER starts running on reset and will reset
  1967. * the MPU if left active.
  1968. *
  1969. * This post-setup mechanism is deprecated. Once all of the OMAP
  1970. * drivers have been converted to use PM runtime, and all of the IP
  1971. * block data and interconnect data is available to the hwmod code, it
  1972. * should be possible to replace this mechanism with a "lazy reset"
  1973. * arrangement. In a "lazy reset" setup, each IP block is enabled
  1974. * when the driver first probes, then all remaining IP blocks without
  1975. * drivers are either shut down or enabled after the drivers have
  1976. * loaded. However, this cannot take place until the above
  1977. * preconditions have been met, since otherwise the late reset code
  1978. * has no way of knowing which IP blocks are in use by drivers, and
  1979. * which ones are unused.
  1980. *
  1981. * No return value.
  1982. */
  1983. static void __init _setup_postsetup(struct omap_hwmod *oh)
  1984. {
  1985. u8 postsetup_state;
  1986. if (oh->rst_lines_cnt > 0)
  1987. return;
  1988. postsetup_state = oh->_postsetup_state;
  1989. if (postsetup_state == _HWMOD_STATE_UNKNOWN)
  1990. postsetup_state = _HWMOD_STATE_ENABLED;
  1991. /*
  1992. * XXX HWMOD_INIT_NO_IDLE does not belong in hwmod data -
  1993. * it should be set by the core code as a runtime flag during startup
  1994. */
  1995. if ((oh->flags & HWMOD_INIT_NO_IDLE) &&
  1996. (postsetup_state == _HWMOD_STATE_IDLE)) {
  1997. oh->_int_flags |= _HWMOD_SKIP_ENABLE;
  1998. postsetup_state = _HWMOD_STATE_ENABLED;
  1999. }
  2000. if (postsetup_state == _HWMOD_STATE_IDLE)
  2001. _idle(oh);
  2002. else if (postsetup_state == _HWMOD_STATE_DISABLED)
  2003. _shutdown(oh);
  2004. else if (postsetup_state != _HWMOD_STATE_ENABLED)
  2005. WARN(1, "hwmod: %s: unknown postsetup state %d! defaulting to enabled\n",
  2006. oh->name, postsetup_state);
  2007. return;
  2008. }
  2009. /**
  2010. * _setup - prepare IP block hardware for use
  2011. * @oh: struct omap_hwmod *
  2012. * @n: (unused, pass NULL)
  2013. *
  2014. * Configure the IP block represented by @oh. This may include
  2015. * enabling the IP block, resetting it, and placing it into a
  2016. * post-setup state, depending on the type of IP block and applicable
  2017. * flags. IP blocks are reset to prevent any previous configuration
  2018. * by the bootloader or previous operating system from interfering
  2019. * with power management or other parts of the system. The reset can
  2020. * be avoided; see omap_hwmod_no_setup_reset(). This is the second of
  2021. * two phases for hwmod initialization. Code called here generally
  2022. * affects the IP block hardware, or system integration hardware
  2023. * associated with the IP block. Returns 0.
  2024. */
  2025. static int __init _setup(struct omap_hwmod *oh, void *data)
  2026. {
  2027. if (oh->_state != _HWMOD_STATE_INITIALIZED)
  2028. return 0;
  2029. _setup_iclk_autoidle(oh);
  2030. if (!_setup_reset(oh))
  2031. _setup_postsetup(oh);
  2032. return 0;
  2033. }
  2034. /**
  2035. * _register - register a struct omap_hwmod
  2036. * @oh: struct omap_hwmod *
  2037. *
  2038. * Registers the omap_hwmod @oh. Returns -EEXIST if an omap_hwmod
  2039. * already has been registered by the same name; -EINVAL if the
  2040. * omap_hwmod is in the wrong state, if @oh is NULL, if the
  2041. * omap_hwmod's class field is NULL; if the omap_hwmod is missing a
  2042. * name, or if the omap_hwmod's class is missing a name; or 0 upon
  2043. * success.
  2044. *
  2045. * XXX The data should be copied into bootmem, so the original data
  2046. * should be marked __initdata and freed after init. This would allow
  2047. * unneeded omap_hwmods to be freed on multi-OMAP configurations. Note
  2048. * that the copy process would be relatively complex due to the large number
  2049. * of substructures.
  2050. */
  2051. static int __init _register(struct omap_hwmod *oh)
  2052. {
  2053. if (!oh || !oh->name || !oh->class || !oh->class->name ||
  2054. (oh->_state != _HWMOD_STATE_UNKNOWN))
  2055. return -EINVAL;
  2056. pr_debug("omap_hwmod: %s: registering\n", oh->name);
  2057. if (_lookup(oh->name))
  2058. return -EEXIST;
  2059. list_add_tail(&oh->node, &omap_hwmod_list);
  2060. INIT_LIST_HEAD(&oh->master_ports);
  2061. INIT_LIST_HEAD(&oh->slave_ports);
  2062. spin_lock_init(&oh->_lock);
  2063. oh->_state = _HWMOD_STATE_REGISTERED;
  2064. /*
  2065. * XXX Rather than doing a strcmp(), this should test a flag
  2066. * set in the hwmod data, inserted by the autogenerator code.
  2067. */
  2068. if (!strcmp(oh->name, MPU_INITIATOR_NAME))
  2069. mpu_oh = oh;
  2070. return 0;
  2071. }
  2072. /**
  2073. * _alloc_links - return allocated memory for hwmod links
  2074. * @ml: pointer to a struct omap_hwmod_link * for the master link
  2075. * @sl: pointer to a struct omap_hwmod_link * for the slave link
  2076. *
  2077. * Return pointers to two struct omap_hwmod_link records, via the
  2078. * addresses pointed to by @ml and @sl. Will first attempt to return
  2079. * memory allocated as part of a large initial block, but if that has
  2080. * been exhausted, will allocate memory itself. Since ideally this
  2081. * second allocation path will never occur, the number of these
  2082. * 'supplemental' allocations will be logged when debugging is
  2083. * enabled. Returns 0.
  2084. */
  2085. static int __init _alloc_links(struct omap_hwmod_link **ml,
  2086. struct omap_hwmod_link **sl)
  2087. {
  2088. unsigned int sz;
  2089. if ((free_ls + LINKS_PER_OCP_IF) <= max_ls) {
  2090. *ml = &linkspace[free_ls++];
  2091. *sl = &linkspace[free_ls++];
  2092. return 0;
  2093. }
  2094. sz = sizeof(struct omap_hwmod_link) * LINKS_PER_OCP_IF;
  2095. *sl = NULL;
  2096. *ml = alloc_bootmem(sz);
  2097. memset(*ml, 0, sz);
  2098. *sl = (void *)(*ml) + sizeof(struct omap_hwmod_link);
  2099. ls_supp++;
  2100. pr_debug("omap_hwmod: supplemental link allocations needed: %d\n",
  2101. ls_supp * LINKS_PER_OCP_IF);
  2102. return 0;
  2103. };
  2104. /**
  2105. * _add_link - add an interconnect between two IP blocks
  2106. * @oi: pointer to a struct omap_hwmod_ocp_if record
  2107. *
  2108. * Add struct omap_hwmod_link records connecting the master IP block
  2109. * specified in @oi->master to @oi, and connecting the slave IP block
  2110. * specified in @oi->slave to @oi. This code is assumed to run before
  2111. * preemption or SMP has been enabled, thus avoiding the need for
  2112. * locking in this code. Changes to this assumption will require
  2113. * additional locking. Returns 0.
  2114. */
  2115. static int __init _add_link(struct omap_hwmod_ocp_if *oi)
  2116. {
  2117. struct omap_hwmod_link *ml, *sl;
  2118. pr_debug("omap_hwmod: %s -> %s: adding link\n", oi->master->name,
  2119. oi->slave->name);
  2120. _alloc_links(&ml, &sl);
  2121. ml->ocp_if = oi;
  2122. INIT_LIST_HEAD(&ml->node);
  2123. list_add(&ml->node, &oi->master->master_ports);
  2124. oi->master->masters_cnt++;
  2125. sl->ocp_if = oi;
  2126. INIT_LIST_HEAD(&sl->node);
  2127. list_add(&sl->node, &oi->slave->slave_ports);
  2128. oi->slave->slaves_cnt++;
  2129. return 0;
  2130. }
  2131. /**
  2132. * _register_link - register a struct omap_hwmod_ocp_if
  2133. * @oi: struct omap_hwmod_ocp_if *
  2134. *
  2135. * Registers the omap_hwmod_ocp_if record @oi. Returns -EEXIST if it
  2136. * has already been registered; -EINVAL if @oi is NULL or if the
  2137. * record pointed to by @oi is missing required fields; or 0 upon
  2138. * success.
  2139. *
  2140. * XXX The data should be copied into bootmem, so the original data
  2141. * should be marked __initdata and freed after init. This would allow
  2142. * unneeded omap_hwmods to be freed on multi-OMAP configurations.
  2143. */
  2144. static int __init _register_link(struct omap_hwmod_ocp_if *oi)
  2145. {
  2146. if (!oi || !oi->master || !oi->slave || !oi->user)
  2147. return -EINVAL;
  2148. if (oi->_int_flags & _OCPIF_INT_FLAGS_REGISTERED)
  2149. return -EEXIST;
  2150. pr_debug("omap_hwmod: registering link from %s to %s\n",
  2151. oi->master->name, oi->slave->name);
  2152. /*
  2153. * Register the connected hwmods, if they haven't been
  2154. * registered already
  2155. */
  2156. if (oi->master->_state != _HWMOD_STATE_REGISTERED)
  2157. _register(oi->master);
  2158. if (oi->slave->_state != _HWMOD_STATE_REGISTERED)
  2159. _register(oi->slave);
  2160. _add_link(oi);
  2161. oi->_int_flags |= _OCPIF_INT_FLAGS_REGISTERED;
  2162. return 0;
  2163. }
  2164. /**
  2165. * _alloc_linkspace - allocate large block of hwmod links
  2166. * @ois: pointer to an array of struct omap_hwmod_ocp_if records to count
  2167. *
  2168. * Allocate a large block of struct omap_hwmod_link records. This
  2169. * improves boot time significantly by avoiding the need to allocate
  2170. * individual records one by one. If the number of records to
  2171. * allocate in the block hasn't been manually specified, this function
  2172. * will count the number of struct omap_hwmod_ocp_if records in @ois
  2173. * and use that to determine the allocation size. For SoC families
  2174. * that require multiple list registrations, such as OMAP3xxx, this
  2175. * estimation process isn't optimal, so manual estimation is advised
  2176. * in those cases. Returns -EEXIST if the allocation has already occurred
  2177. * or 0 upon success.
  2178. */
  2179. static int __init _alloc_linkspace(struct omap_hwmod_ocp_if **ois)
  2180. {
  2181. unsigned int i = 0;
  2182. unsigned int sz;
  2183. if (linkspace) {
  2184. WARN(1, "linkspace already allocated\n");
  2185. return -EEXIST;
  2186. }
  2187. if (max_ls == 0)
  2188. while (ois[i++])
  2189. max_ls += LINKS_PER_OCP_IF;
  2190. sz = sizeof(struct omap_hwmod_link) * max_ls;
  2191. pr_debug("omap_hwmod: %s: allocating %d byte linkspace (%d links)\n",
  2192. __func__, sz, max_ls);
  2193. linkspace = alloc_bootmem(sz);
  2194. memset(linkspace, 0, sz);
  2195. return 0;
  2196. }
  2197. /* Static functions intended only for use in soc_ops field function pointers */
  2198. /**
  2199. * _omap2_wait_target_ready - wait for a module to leave slave idle
  2200. * @oh: struct omap_hwmod *
  2201. *
  2202. * Wait for a module @oh to leave slave idle. Returns 0 if the module
  2203. * does not have an IDLEST bit or if the module successfully leaves
  2204. * slave idle; otherwise, pass along the return value of the
  2205. * appropriate *_cm*_wait_module_ready() function.
  2206. */
  2207. static int _omap2_wait_target_ready(struct omap_hwmod *oh)
  2208. {
  2209. if (!oh)
  2210. return -EINVAL;
  2211. if (oh->flags & HWMOD_NO_IDLEST)
  2212. return 0;
  2213. if (!_find_mpu_rt_port(oh))
  2214. return 0;
  2215. /* XXX check module SIDLEMODE, hardreset status, enabled clocks */
  2216. return omap2_cm_wait_module_ready(oh->prcm.omap2.module_offs,
  2217. oh->prcm.omap2.idlest_reg_id,
  2218. oh->prcm.omap2.idlest_idle_bit);
  2219. }
  2220. /**
  2221. * _omap4_wait_target_ready - wait for a module to leave slave idle
  2222. * @oh: struct omap_hwmod *
  2223. *
  2224. * Wait for a module @oh to leave slave idle. Returns 0 if the module
  2225. * does not have an IDLEST bit or if the module successfully leaves
  2226. * slave idle; otherwise, pass along the return value of the
  2227. * appropriate *_cm*_wait_module_ready() function.
  2228. */
  2229. static int _omap4_wait_target_ready(struct omap_hwmod *oh)
  2230. {
  2231. if (!oh || !oh->clkdm)
  2232. return -EINVAL;
  2233. if (oh->flags & HWMOD_NO_IDLEST)
  2234. return 0;
  2235. if (!_find_mpu_rt_port(oh))
  2236. return 0;
  2237. /* XXX check module SIDLEMODE, hardreset status */
  2238. return omap4_cminst_wait_module_ready(oh->clkdm->prcm_partition,
  2239. oh->clkdm->cm_inst,
  2240. oh->clkdm->clkdm_offs,
  2241. oh->prcm.omap4.clkctrl_offs);
  2242. }
  2243. /**
  2244. * _am33xx_wait_target_ready - wait for a module to leave slave idle
  2245. * @oh: struct omap_hwmod *
  2246. *
  2247. * Wait for a module @oh to leave slave idle. Returns 0 if the module
  2248. * does not have an IDLEST bit or if the module successfully leaves
  2249. * slave idle; otherwise, pass along the return value of the
  2250. * appropriate *_cm*_wait_module_ready() function.
  2251. */
  2252. static int _am33xx_wait_target_ready(struct omap_hwmod *oh)
  2253. {
  2254. if (!oh || !oh->clkdm)
  2255. return -EINVAL;
  2256. if (oh->flags & HWMOD_NO_IDLEST)
  2257. return 0;
  2258. if (!_find_mpu_rt_port(oh))
  2259. return 0;
  2260. /* XXX check module SIDLEMODE, hardreset status */
  2261. return am33xx_cm_wait_module_ready(oh->clkdm->cm_inst,
  2262. oh->clkdm->clkdm_offs,
  2263. oh->prcm.omap4.clkctrl_offs);
  2264. }
  2265. /**
  2266. * _omap2_assert_hardreset - call OMAP2 PRM hardreset fn with hwmod args
  2267. * @oh: struct omap_hwmod * to assert hardreset
  2268. * @ohri: hardreset line data
  2269. *
  2270. * Call omap2_prm_assert_hardreset() with parameters extracted from
  2271. * the hwmod @oh and the hardreset line data @ohri. Only intended for
  2272. * use as an soc_ops function pointer. Passes along the return value
  2273. * from omap2_prm_assert_hardreset(). XXX This function is scheduled
  2274. * for removal when the PRM code is moved into drivers/.
  2275. */
  2276. static int _omap2_assert_hardreset(struct omap_hwmod *oh,
  2277. struct omap_hwmod_rst_info *ohri)
  2278. {
  2279. return omap2_prm_assert_hardreset(oh->prcm.omap2.module_offs,
  2280. ohri->rst_shift);
  2281. }
  2282. /**
  2283. * _omap2_deassert_hardreset - call OMAP2 PRM hardreset fn with hwmod args
  2284. * @oh: struct omap_hwmod * to deassert hardreset
  2285. * @ohri: hardreset line data
  2286. *
  2287. * Call omap2_prm_deassert_hardreset() with parameters extracted from
  2288. * the hwmod @oh and the hardreset line data @ohri. Only intended for
  2289. * use as an soc_ops function pointer. Passes along the return value
  2290. * from omap2_prm_deassert_hardreset(). XXX This function is
  2291. * scheduled for removal when the PRM code is moved into drivers/.
  2292. */
  2293. static int _omap2_deassert_hardreset(struct omap_hwmod *oh,
  2294. struct omap_hwmod_rst_info *ohri)
  2295. {
  2296. return omap2_prm_deassert_hardreset(oh->prcm.omap2.module_offs,
  2297. ohri->rst_shift,
  2298. ohri->st_shift);
  2299. }
  2300. /**
  2301. * _omap2_is_hardreset_asserted - call OMAP2 PRM hardreset fn with hwmod args
  2302. * @oh: struct omap_hwmod * to test hardreset
  2303. * @ohri: hardreset line data
  2304. *
  2305. * Call omap2_prm_is_hardreset_asserted() with parameters extracted
  2306. * from the hwmod @oh and the hardreset line data @ohri. Only
  2307. * intended for use as an soc_ops function pointer. Passes along the
  2308. * return value from omap2_prm_is_hardreset_asserted(). XXX This
  2309. * function is scheduled for removal when the PRM code is moved into
  2310. * drivers/.
  2311. */
  2312. static int _omap2_is_hardreset_asserted(struct omap_hwmod *oh,
  2313. struct omap_hwmod_rst_info *ohri)
  2314. {
  2315. return omap2_prm_is_hardreset_asserted(oh->prcm.omap2.module_offs,
  2316. ohri->st_shift);
  2317. }
  2318. /**
  2319. * _omap4_assert_hardreset - call OMAP4 PRM hardreset fn with hwmod args
  2320. * @oh: struct omap_hwmod * to assert hardreset
  2321. * @ohri: hardreset line data
  2322. *
  2323. * Call omap4_prminst_assert_hardreset() with parameters extracted
  2324. * from the hwmod @oh and the hardreset line data @ohri. Only
  2325. * intended for use as an soc_ops function pointer. Passes along the
  2326. * return value from omap4_prminst_assert_hardreset(). XXX This
  2327. * function is scheduled for removal when the PRM code is moved into
  2328. * drivers/.
  2329. */
  2330. static int _omap4_assert_hardreset(struct omap_hwmod *oh,
  2331. struct omap_hwmod_rst_info *ohri)
  2332. {
  2333. if (!oh->clkdm)
  2334. return -EINVAL;
  2335. return omap4_prminst_assert_hardreset(ohri->rst_shift,
  2336. oh->clkdm->pwrdm.ptr->prcm_partition,
  2337. oh->clkdm->pwrdm.ptr->prcm_offs,
  2338. oh->prcm.omap4.rstctrl_offs);
  2339. }
  2340. /**
  2341. * _omap4_deassert_hardreset - call OMAP4 PRM hardreset fn with hwmod args
  2342. * @oh: struct omap_hwmod * to deassert hardreset
  2343. * @ohri: hardreset line data
  2344. *
  2345. * Call omap4_prminst_deassert_hardreset() with parameters extracted
  2346. * from the hwmod @oh and the hardreset line data @ohri. Only
  2347. * intended for use as an soc_ops function pointer. Passes along the
  2348. * return value from omap4_prminst_deassert_hardreset(). XXX This
  2349. * function is scheduled for removal when the PRM code is moved into
  2350. * drivers/.
  2351. */
  2352. static int _omap4_deassert_hardreset(struct omap_hwmod *oh,
  2353. struct omap_hwmod_rst_info *ohri)
  2354. {
  2355. if (!oh->clkdm)
  2356. return -EINVAL;
  2357. if (ohri->st_shift)
  2358. pr_err("omap_hwmod: %s: %s: hwmod data error: OMAP4 does not support st_shift\n",
  2359. oh->name, ohri->name);
  2360. return omap4_prminst_deassert_hardreset(ohri->rst_shift,
  2361. oh->clkdm->pwrdm.ptr->prcm_partition,
  2362. oh->clkdm->pwrdm.ptr->prcm_offs,
  2363. oh->prcm.omap4.rstctrl_offs);
  2364. }
  2365. /**
  2366. * _omap4_is_hardreset_asserted - call OMAP4 PRM hardreset fn with hwmod args
  2367. * @oh: struct omap_hwmod * to test hardreset
  2368. * @ohri: hardreset line data
  2369. *
  2370. * Call omap4_prminst_is_hardreset_asserted() with parameters
  2371. * extracted from the hwmod @oh and the hardreset line data @ohri.
  2372. * Only intended for use as an soc_ops function pointer. Passes along
  2373. * the return value from omap4_prminst_is_hardreset_asserted(). XXX
  2374. * This function is scheduled for removal when the PRM code is moved
  2375. * into drivers/.
  2376. */
  2377. static int _omap4_is_hardreset_asserted(struct omap_hwmod *oh,
  2378. struct omap_hwmod_rst_info *ohri)
  2379. {
  2380. if (!oh->clkdm)
  2381. return -EINVAL;
  2382. return omap4_prminst_is_hardreset_asserted(ohri->rst_shift,
  2383. oh->clkdm->pwrdm.ptr->prcm_partition,
  2384. oh->clkdm->pwrdm.ptr->prcm_offs,
  2385. oh->prcm.omap4.rstctrl_offs);
  2386. }
  2387. /**
  2388. * _am33xx_assert_hardreset - call AM33XX PRM hardreset fn with hwmod args
  2389. * @oh: struct omap_hwmod * to assert hardreset
  2390. * @ohri: hardreset line data
  2391. *
  2392. * Call am33xx_prminst_assert_hardreset() with parameters extracted
  2393. * from the hwmod @oh and the hardreset line data @ohri. Only
  2394. * intended for use as an soc_ops function pointer. Passes along the
  2395. * return value from am33xx_prminst_assert_hardreset(). XXX This
  2396. * function is scheduled for removal when the PRM code is moved into
  2397. * drivers/.
  2398. */
  2399. static int _am33xx_assert_hardreset(struct omap_hwmod *oh,
  2400. struct omap_hwmod_rst_info *ohri)
  2401. {
  2402. return am33xx_prm_assert_hardreset(ohri->rst_shift,
  2403. oh->clkdm->pwrdm.ptr->prcm_offs,
  2404. oh->prcm.omap4.rstctrl_offs);
  2405. }
  2406. /**
  2407. * _am33xx_deassert_hardreset - call AM33XX PRM hardreset fn with hwmod args
  2408. * @oh: struct omap_hwmod * to deassert hardreset
  2409. * @ohri: hardreset line data
  2410. *
  2411. * Call am33xx_prminst_deassert_hardreset() with parameters extracted
  2412. * from the hwmod @oh and the hardreset line data @ohri. Only
  2413. * intended for use as an soc_ops function pointer. Passes along the
  2414. * return value from am33xx_prminst_deassert_hardreset(). XXX This
  2415. * function is scheduled for removal when the PRM code is moved into
  2416. * drivers/.
  2417. */
  2418. static int _am33xx_deassert_hardreset(struct omap_hwmod *oh,
  2419. struct omap_hwmod_rst_info *ohri)
  2420. {
  2421. if (ohri->st_shift)
  2422. pr_err("omap_hwmod: %s: %s: hwmod data error: OMAP4 does not support st_shift\n",
  2423. oh->name, ohri->name);
  2424. return am33xx_prm_deassert_hardreset(ohri->rst_shift,
  2425. oh->clkdm->pwrdm.ptr->prcm_offs,
  2426. oh->prcm.omap4.rstctrl_offs,
  2427. oh->prcm.omap4.rstst_offs);
  2428. }
  2429. /**
  2430. * _am33xx_is_hardreset_asserted - call AM33XX PRM hardreset fn with hwmod args
  2431. * @oh: struct omap_hwmod * to test hardreset
  2432. * @ohri: hardreset line data
  2433. *
  2434. * Call am33xx_prminst_is_hardreset_asserted() with parameters
  2435. * extracted from the hwmod @oh and the hardreset line data @ohri.
  2436. * Only intended for use as an soc_ops function pointer. Passes along
  2437. * the return value from am33xx_prminst_is_hardreset_asserted(). XXX
  2438. * This function is scheduled for removal when the PRM code is moved
  2439. * into drivers/.
  2440. */
  2441. static int _am33xx_is_hardreset_asserted(struct omap_hwmod *oh,
  2442. struct omap_hwmod_rst_info *ohri)
  2443. {
  2444. return am33xx_prm_is_hardreset_asserted(ohri->rst_shift,
  2445. oh->clkdm->pwrdm.ptr->prcm_offs,
  2446. oh->prcm.omap4.rstctrl_offs);
  2447. }
  2448. /* Public functions */
  2449. u32 omap_hwmod_read(struct omap_hwmod *oh, u16 reg_offs)
  2450. {
  2451. if (oh->flags & HWMOD_16BIT_REG)
  2452. return __raw_readw(oh->_mpu_rt_va + reg_offs);
  2453. else
  2454. return __raw_readl(oh->_mpu_rt_va + reg_offs);
  2455. }
  2456. void omap_hwmod_write(u32 v, struct omap_hwmod *oh, u16 reg_offs)
  2457. {
  2458. if (oh->flags & HWMOD_16BIT_REG)
  2459. __raw_writew(v, oh->_mpu_rt_va + reg_offs);
  2460. else
  2461. __raw_writel(v, oh->_mpu_rt_va + reg_offs);
  2462. }
  2463. /**
  2464. * omap_hwmod_softreset - reset a module via SYSCONFIG.SOFTRESET bit
  2465. * @oh: struct omap_hwmod *
  2466. *
  2467. * This is a public function exposed to drivers. Some drivers may need to do
  2468. * some settings before and after resetting the device. Those drivers after
  2469. * doing the necessary settings could use this function to start a reset by
  2470. * setting the SYSCONFIG.SOFTRESET bit.
  2471. */
  2472. int omap_hwmod_softreset(struct omap_hwmod *oh)
  2473. {
  2474. u32 v;
  2475. int ret;
  2476. if (!oh || !(oh->_sysc_cache))
  2477. return -EINVAL;
  2478. v = oh->_sysc_cache;
  2479. ret = _set_softreset(oh, &v);
  2480. if (ret)
  2481. goto error;
  2482. _write_sysconfig(v, oh);
  2483. error:
  2484. return ret;
  2485. }
  2486. /**
  2487. * omap_hwmod_set_slave_idlemode - set the hwmod's OCP slave idlemode
  2488. * @oh: struct omap_hwmod *
  2489. * @idlemode: SIDLEMODE field bits (shifted to bit 0)
  2490. *
  2491. * Sets the IP block's OCP slave idlemode in hardware, and updates our
  2492. * local copy. Intended to be used by drivers that have some erratum
  2493. * that requires direct manipulation of the SIDLEMODE bits. Returns
  2494. * -EINVAL if @oh is null, or passes along the return value from
  2495. * _set_slave_idlemode().
  2496. *
  2497. * XXX Does this function have any current users? If not, we should
  2498. * remove it; it is better to let the rest of the hwmod code handle this.
  2499. * Any users of this function should be scrutinized carefully.
  2500. */
  2501. int omap_hwmod_set_slave_idlemode(struct omap_hwmod *oh, u8 idlemode)
  2502. {
  2503. u32 v;
  2504. int retval = 0;
  2505. if (!oh)
  2506. return -EINVAL;
  2507. v = oh->_sysc_cache;
  2508. retval = _set_slave_idlemode(oh, idlemode, &v);
  2509. if (!retval)
  2510. _write_sysconfig(v, oh);
  2511. return retval;
  2512. }
  2513. /**
  2514. * omap_hwmod_lookup - look up a registered omap_hwmod by name
  2515. * @name: name of the omap_hwmod to look up
  2516. *
  2517. * Given a @name of an omap_hwmod, return a pointer to the registered
  2518. * struct omap_hwmod *, or NULL upon error.
  2519. */
  2520. struct omap_hwmod *omap_hwmod_lookup(const char *name)
  2521. {
  2522. struct omap_hwmod *oh;
  2523. if (!name)
  2524. return NULL;
  2525. oh = _lookup(name);
  2526. return oh;
  2527. }
  2528. /**
  2529. * omap_hwmod_for_each - call function for each registered omap_hwmod
  2530. * @fn: pointer to a callback function
  2531. * @data: void * data to pass to callback function
  2532. *
  2533. * Call @fn for each registered omap_hwmod, passing @data to each
  2534. * function. @fn must return 0 for success or any other value for
  2535. * failure. If @fn returns non-zero, the iteration across omap_hwmods
  2536. * will stop and the non-zero return value will be passed to the
  2537. * caller of omap_hwmod_for_each(). @fn is called with
  2538. * omap_hwmod_for_each() held.
  2539. */
  2540. int omap_hwmod_for_each(int (*fn)(struct omap_hwmod *oh, void *data),
  2541. void *data)
  2542. {
  2543. struct omap_hwmod *temp_oh;
  2544. int ret = 0;
  2545. if (!fn)
  2546. return -EINVAL;
  2547. list_for_each_entry(temp_oh, &omap_hwmod_list, node) {
  2548. ret = (*fn)(temp_oh, data);
  2549. if (ret)
  2550. break;
  2551. }
  2552. return ret;
  2553. }
  2554. /**
  2555. * omap_hwmod_register_links - register an array of hwmod links
  2556. * @ois: pointer to an array of omap_hwmod_ocp_if to register
  2557. *
  2558. * Intended to be called early in boot before the clock framework is
  2559. * initialized. If @ois is not null, will register all omap_hwmods
  2560. * listed in @ois that are valid for this chip. Returns -EINVAL if
  2561. * omap_hwmod_init() hasn't been called before calling this function,
  2562. * -ENOMEM if the link memory area can't be allocated, or 0 upon
  2563. * success.
  2564. */
  2565. int __init omap_hwmod_register_links(struct omap_hwmod_ocp_if **ois)
  2566. {
  2567. int r, i;
  2568. if (!inited)
  2569. return -EINVAL;
  2570. if (!ois)
  2571. return 0;
  2572. if (!linkspace) {
  2573. if (_alloc_linkspace(ois)) {
  2574. pr_err("omap_hwmod: could not allocate link space\n");
  2575. return -ENOMEM;
  2576. }
  2577. }
  2578. i = 0;
  2579. do {
  2580. r = _register_link(ois[i]);
  2581. WARN(r && r != -EEXIST,
  2582. "omap_hwmod: _register_link(%s -> %s) returned %d\n",
  2583. ois[i]->master->name, ois[i]->slave->name, r);
  2584. } while (ois[++i]);
  2585. return 0;
  2586. }
  2587. /**
  2588. * _ensure_mpu_hwmod_is_setup - ensure the MPU SS hwmod is init'ed and set up
  2589. * @oh: pointer to the hwmod currently being set up (usually not the MPU)
  2590. *
  2591. * If the hwmod data corresponding to the MPU subsystem IP block
  2592. * hasn't been initialized and set up yet, do so now. This must be
  2593. * done first since sleep dependencies may be added from other hwmods
  2594. * to the MPU. Intended to be called only by omap_hwmod_setup*(). No
  2595. * return value.
  2596. */
  2597. static void __init _ensure_mpu_hwmod_is_setup(struct omap_hwmod *oh)
  2598. {
  2599. if (!mpu_oh || mpu_oh->_state == _HWMOD_STATE_UNKNOWN)
  2600. pr_err("omap_hwmod: %s: MPU initiator hwmod %s not yet registered\n",
  2601. __func__, MPU_INITIATOR_NAME);
  2602. else if (mpu_oh->_state == _HWMOD_STATE_REGISTERED && oh != mpu_oh)
  2603. omap_hwmod_setup_one(MPU_INITIATOR_NAME);
  2604. }
  2605. /**
  2606. * omap_hwmod_setup_one - set up a single hwmod
  2607. * @oh_name: const char * name of the already-registered hwmod to set up
  2608. *
  2609. * Initialize and set up a single hwmod. Intended to be used for a
  2610. * small number of early devices, such as the timer IP blocks used for
  2611. * the scheduler clock. Must be called after omap2_clk_init().
  2612. * Resolves the struct clk names to struct clk pointers for each
  2613. * registered omap_hwmod. Also calls _setup() on each hwmod. Returns
  2614. * -EINVAL upon error or 0 upon success.
  2615. */
  2616. int __init omap_hwmod_setup_one(const char *oh_name)
  2617. {
  2618. struct omap_hwmod *oh;
  2619. pr_debug("omap_hwmod: %s: %s\n", oh_name, __func__);
  2620. oh = _lookup(oh_name);
  2621. if (!oh) {
  2622. WARN(1, "omap_hwmod: %s: hwmod not yet registered\n", oh_name);
  2623. return -EINVAL;
  2624. }
  2625. _ensure_mpu_hwmod_is_setup(oh);
  2626. _init(oh, NULL);
  2627. _setup(oh, NULL);
  2628. return 0;
  2629. }
  2630. /**
  2631. * omap_hwmod_setup_all - set up all registered IP blocks
  2632. *
  2633. * Initialize and set up all IP blocks registered with the hwmod code.
  2634. * Must be called after omap2_clk_init(). Resolves the struct clk
  2635. * names to struct clk pointers for each registered omap_hwmod. Also
  2636. * calls _setup() on each hwmod. Returns 0 upon success.
  2637. */
  2638. static int __init omap_hwmod_setup_all(void)
  2639. {
  2640. _ensure_mpu_hwmod_is_setup(NULL);
  2641. omap_hwmod_for_each(_init, NULL);
  2642. omap_hwmod_for_each(_setup, NULL);
  2643. return 0;
  2644. }
  2645. core_initcall(omap_hwmod_setup_all);
  2646. /**
  2647. * omap_hwmod_enable - enable an omap_hwmod
  2648. * @oh: struct omap_hwmod *
  2649. *
  2650. * Enable an omap_hwmod @oh. Intended to be called by omap_device_enable().
  2651. * Returns -EINVAL on error or passes along the return value from _enable().
  2652. */
  2653. int omap_hwmod_enable(struct omap_hwmod *oh)
  2654. {
  2655. int r;
  2656. unsigned long flags;
  2657. if (!oh)
  2658. return -EINVAL;
  2659. spin_lock_irqsave(&oh->_lock, flags);
  2660. r = _enable(oh);
  2661. spin_unlock_irqrestore(&oh->_lock, flags);
  2662. return r;
  2663. }
  2664. /**
  2665. * omap_hwmod_idle - idle an omap_hwmod
  2666. * @oh: struct omap_hwmod *
  2667. *
  2668. * Idle an omap_hwmod @oh. Intended to be called by omap_device_idle().
  2669. * Returns -EINVAL on error or passes along the return value from _idle().
  2670. */
  2671. int omap_hwmod_idle(struct omap_hwmod *oh)
  2672. {
  2673. unsigned long flags;
  2674. if (!oh)
  2675. return -EINVAL;
  2676. spin_lock_irqsave(&oh->_lock, flags);
  2677. _idle(oh);
  2678. spin_unlock_irqrestore(&oh->_lock, flags);
  2679. return 0;
  2680. }
  2681. /**
  2682. * omap_hwmod_shutdown - shutdown an omap_hwmod
  2683. * @oh: struct omap_hwmod *
  2684. *
  2685. * Shutdown an omap_hwmod @oh. Intended to be called by
  2686. * omap_device_shutdown(). Returns -EINVAL on error or passes along
  2687. * the return value from _shutdown().
  2688. */
  2689. int omap_hwmod_shutdown(struct omap_hwmod *oh)
  2690. {
  2691. unsigned long flags;
  2692. if (!oh)
  2693. return -EINVAL;
  2694. spin_lock_irqsave(&oh->_lock, flags);
  2695. _shutdown(oh);
  2696. spin_unlock_irqrestore(&oh->_lock, flags);
  2697. return 0;
  2698. }
  2699. /**
  2700. * omap_hwmod_enable_clocks - enable main_clk, all interface clocks
  2701. * @oh: struct omap_hwmod *oh
  2702. *
  2703. * Intended to be called by the omap_device code.
  2704. */
  2705. int omap_hwmod_enable_clocks(struct omap_hwmod *oh)
  2706. {
  2707. unsigned long flags;
  2708. spin_lock_irqsave(&oh->_lock, flags);
  2709. _enable_clocks(oh);
  2710. spin_unlock_irqrestore(&oh->_lock, flags);
  2711. return 0;
  2712. }
  2713. /**
  2714. * omap_hwmod_disable_clocks - disable main_clk, all interface clocks
  2715. * @oh: struct omap_hwmod *oh
  2716. *
  2717. * Intended to be called by the omap_device code.
  2718. */
  2719. int omap_hwmod_disable_clocks(struct omap_hwmod *oh)
  2720. {
  2721. unsigned long flags;
  2722. spin_lock_irqsave(&oh->_lock, flags);
  2723. _disable_clocks(oh);
  2724. spin_unlock_irqrestore(&oh->_lock, flags);
  2725. return 0;
  2726. }
  2727. /**
  2728. * omap_hwmod_ocp_barrier - wait for posted writes against the hwmod to complete
  2729. * @oh: struct omap_hwmod *oh
  2730. *
  2731. * Intended to be called by drivers and core code when all posted
  2732. * writes to a device must complete before continuing further
  2733. * execution (for example, after clearing some device IRQSTATUS
  2734. * register bits)
  2735. *
  2736. * XXX what about targets with multiple OCP threads?
  2737. */
  2738. void omap_hwmod_ocp_barrier(struct omap_hwmod *oh)
  2739. {
  2740. BUG_ON(!oh);
  2741. if (!oh->class->sysc || !oh->class->sysc->sysc_flags) {
  2742. WARN(1, "omap_device: %s: OCP barrier impossible due to device configuration\n",
  2743. oh->name);
  2744. return;
  2745. }
  2746. /*
  2747. * Forces posted writes to complete on the OCP thread handling
  2748. * register writes
  2749. */
  2750. omap_hwmod_read(oh, oh->class->sysc->sysc_offs);
  2751. }
  2752. /**
  2753. * omap_hwmod_reset - reset the hwmod
  2754. * @oh: struct omap_hwmod *
  2755. *
  2756. * Under some conditions, a driver may wish to reset the entire device.
  2757. * Called from omap_device code. Returns -EINVAL on error or passes along
  2758. * the return value from _reset().
  2759. */
  2760. int omap_hwmod_reset(struct omap_hwmod *oh)
  2761. {
  2762. int r;
  2763. unsigned long flags;
  2764. if (!oh)
  2765. return -EINVAL;
  2766. spin_lock_irqsave(&oh->_lock, flags);
  2767. r = _reset(oh);
  2768. spin_unlock_irqrestore(&oh->_lock, flags);
  2769. return r;
  2770. }
  2771. /*
  2772. * IP block data retrieval functions
  2773. */
  2774. /**
  2775. * omap_hwmod_count_resources - count number of struct resources needed by hwmod
  2776. * @oh: struct omap_hwmod *
  2777. * @res: pointer to the first element of an array of struct resource to fill
  2778. *
  2779. * Count the number of struct resource array elements necessary to
  2780. * contain omap_hwmod @oh resources. Intended to be called by code
  2781. * that registers omap_devices. Intended to be used to determine the
  2782. * size of a dynamically-allocated struct resource array, before
  2783. * calling omap_hwmod_fill_resources(). Returns the number of struct
  2784. * resource array elements needed.
  2785. *
  2786. * XXX This code is not optimized. It could attempt to merge adjacent
  2787. * resource IDs.
  2788. *
  2789. */
  2790. int omap_hwmod_count_resources(struct omap_hwmod *oh)
  2791. {
  2792. struct omap_hwmod_ocp_if *os;
  2793. struct list_head *p;
  2794. int ret;
  2795. int i = 0;
  2796. ret = _count_mpu_irqs(oh) + _count_sdma_reqs(oh);
  2797. p = oh->slave_ports.next;
  2798. while (i < oh->slaves_cnt) {
  2799. os = _fetch_next_ocp_if(&p, &i);
  2800. ret += _count_ocp_if_addr_spaces(os);
  2801. }
  2802. return ret;
  2803. }
  2804. /**
  2805. * omap_hwmod_fill_resources - fill struct resource array with hwmod data
  2806. * @oh: struct omap_hwmod *
  2807. * @res: pointer to the first element of an array of struct resource to fill
  2808. *
  2809. * Fill the struct resource array @res with resource data from the
  2810. * omap_hwmod @oh. Intended to be called by code that registers
  2811. * omap_devices. See also omap_hwmod_count_resources(). Returns the
  2812. * number of array elements filled.
  2813. */
  2814. int omap_hwmod_fill_resources(struct omap_hwmod *oh, struct resource *res)
  2815. {
  2816. struct omap_hwmod_ocp_if *os;
  2817. struct list_head *p;
  2818. int i, j, mpu_irqs_cnt, sdma_reqs_cnt, addr_cnt;
  2819. int r = 0;
  2820. /* For each IRQ, DMA, memory area, fill in array.*/
  2821. mpu_irqs_cnt = _count_mpu_irqs(oh);
  2822. for (i = 0; i < mpu_irqs_cnt; i++) {
  2823. (res + r)->name = (oh->mpu_irqs + i)->name;
  2824. (res + r)->start = (oh->mpu_irqs + i)->irq;
  2825. (res + r)->end = (oh->mpu_irqs + i)->irq;
  2826. (res + r)->flags = IORESOURCE_IRQ;
  2827. r++;
  2828. }
  2829. sdma_reqs_cnt = _count_sdma_reqs(oh);
  2830. for (i = 0; i < sdma_reqs_cnt; i++) {
  2831. (res + r)->name = (oh->sdma_reqs + i)->name;
  2832. (res + r)->start = (oh->sdma_reqs + i)->dma_req;
  2833. (res + r)->end = (oh->sdma_reqs + i)->dma_req;
  2834. (res + r)->flags = IORESOURCE_DMA;
  2835. r++;
  2836. }
  2837. p = oh->slave_ports.next;
  2838. i = 0;
  2839. while (i < oh->slaves_cnt) {
  2840. os = _fetch_next_ocp_if(&p, &i);
  2841. addr_cnt = _count_ocp_if_addr_spaces(os);
  2842. for (j = 0; j < addr_cnt; j++) {
  2843. (res + r)->name = (os->addr + j)->name;
  2844. (res + r)->start = (os->addr + j)->pa_start;
  2845. (res + r)->end = (os->addr + j)->pa_end;
  2846. (res + r)->flags = IORESOURCE_MEM;
  2847. r++;
  2848. }
  2849. }
  2850. return r;
  2851. }
  2852. /**
  2853. * omap_hwmod_get_resource_byname - fetch IP block integration data by name
  2854. * @oh: struct omap_hwmod * to operate on
  2855. * @type: one of the IORESOURCE_* constants from include/linux/ioport.h
  2856. * @name: pointer to the name of the data to fetch (optional)
  2857. * @rsrc: pointer to a struct resource, allocated by the caller
  2858. *
  2859. * Retrieve MPU IRQ, SDMA request line, or address space start/end
  2860. * data for the IP block pointed to by @oh. The data will be filled
  2861. * into a struct resource record pointed to by @rsrc. The struct
  2862. * resource must be allocated by the caller. When @name is non-null,
  2863. * the data associated with the matching entry in the IRQ/SDMA/address
  2864. * space hwmod data arrays will be returned. If @name is null, the
  2865. * first array entry will be returned. Data order is not meaningful
  2866. * in hwmod data, so callers are strongly encouraged to use a non-null
  2867. * @name whenever possible to avoid unpredictable effects if hwmod
  2868. * data is later added that causes data ordering to change. This
  2869. * function is only intended for use by OMAP core code. Device
  2870. * drivers should not call this function - the appropriate bus-related
  2871. * data accessor functions should be used instead. Returns 0 upon
  2872. * success or a negative error code upon error.
  2873. */
  2874. int omap_hwmod_get_resource_byname(struct omap_hwmod *oh, unsigned int type,
  2875. const char *name, struct resource *rsrc)
  2876. {
  2877. int r;
  2878. unsigned int irq, dma;
  2879. u32 pa_start, pa_end;
  2880. if (!oh || !rsrc)
  2881. return -EINVAL;
  2882. if (type == IORESOURCE_IRQ) {
  2883. r = _get_mpu_irq_by_name(oh, name, &irq);
  2884. if (r)
  2885. return r;
  2886. rsrc->start = irq;
  2887. rsrc->end = irq;
  2888. } else if (type == IORESOURCE_DMA) {
  2889. r = _get_sdma_req_by_name(oh, name, &dma);
  2890. if (r)
  2891. return r;
  2892. rsrc->start = dma;
  2893. rsrc->end = dma;
  2894. } else if (type == IORESOURCE_MEM) {
  2895. r = _get_addr_space_by_name(oh, name, &pa_start, &pa_end);
  2896. if (r)
  2897. return r;
  2898. rsrc->start = pa_start;
  2899. rsrc->end = pa_end;
  2900. } else {
  2901. return -EINVAL;
  2902. }
  2903. rsrc->flags = type;
  2904. rsrc->name = name;
  2905. return 0;
  2906. }
  2907. /**
  2908. * omap_hwmod_get_pwrdm - return pointer to this module's main powerdomain
  2909. * @oh: struct omap_hwmod *
  2910. *
  2911. * Return the powerdomain pointer associated with the OMAP module
  2912. * @oh's main clock. If @oh does not have a main clk, return the
  2913. * powerdomain associated with the interface clock associated with the
  2914. * module's MPU port. (XXX Perhaps this should use the SDMA port
  2915. * instead?) Returns NULL on error, or a struct powerdomain * on
  2916. * success.
  2917. */
  2918. struct powerdomain *omap_hwmod_get_pwrdm(struct omap_hwmod *oh)
  2919. {
  2920. struct clk *c;
  2921. struct omap_hwmod_ocp_if *oi;
  2922. if (!oh)
  2923. return NULL;
  2924. if (oh->_clk) {
  2925. c = oh->_clk;
  2926. } else {
  2927. oi = _find_mpu_rt_port(oh);
  2928. if (!oi)
  2929. return NULL;
  2930. c = oi->_clk;
  2931. }
  2932. if (!c->clkdm)
  2933. return NULL;
  2934. return c->clkdm->pwrdm.ptr;
  2935. }
  2936. /**
  2937. * omap_hwmod_get_mpu_rt_va - return the module's base address (for the MPU)
  2938. * @oh: struct omap_hwmod *
  2939. *
  2940. * Returns the virtual address corresponding to the beginning of the
  2941. * module's register target, in the address range that is intended to
  2942. * be used by the MPU. Returns the virtual address upon success or NULL
  2943. * upon error.
  2944. */
  2945. void __iomem *omap_hwmod_get_mpu_rt_va(struct omap_hwmod *oh)
  2946. {
  2947. if (!oh)
  2948. return NULL;
  2949. if (oh->_int_flags & _HWMOD_NO_MPU_PORT)
  2950. return NULL;
  2951. if (oh->_state == _HWMOD_STATE_UNKNOWN)
  2952. return NULL;
  2953. return oh->_mpu_rt_va;
  2954. }
  2955. /**
  2956. * omap_hwmod_add_initiator_dep - add sleepdep from @init_oh to @oh
  2957. * @oh: struct omap_hwmod *
  2958. * @init_oh: struct omap_hwmod * (initiator)
  2959. *
  2960. * Add a sleep dependency between the initiator @init_oh and @oh.
  2961. * Intended to be called by DSP/Bridge code via platform_data for the
  2962. * DSP case; and by the DMA code in the sDMA case. DMA code, *Bridge
  2963. * code needs to add/del initiator dependencies dynamically
  2964. * before/after accessing a device. Returns the return value from
  2965. * _add_initiator_dep().
  2966. *
  2967. * XXX Keep a usecount in the clockdomain code
  2968. */
  2969. int omap_hwmod_add_initiator_dep(struct omap_hwmod *oh,
  2970. struct omap_hwmod *init_oh)
  2971. {
  2972. return _add_initiator_dep(oh, init_oh);
  2973. }
  2974. /*
  2975. * XXX what about functions for drivers to save/restore ocp_sysconfig
  2976. * for context save/restore operations?
  2977. */
  2978. /**
  2979. * omap_hwmod_del_initiator_dep - remove sleepdep from @init_oh to @oh
  2980. * @oh: struct omap_hwmod *
  2981. * @init_oh: struct omap_hwmod * (initiator)
  2982. *
  2983. * Remove a sleep dependency between the initiator @init_oh and @oh.
  2984. * Intended to be called by DSP/Bridge code via platform_data for the
  2985. * DSP case; and by the DMA code in the sDMA case. DMA code, *Bridge
  2986. * code needs to add/del initiator dependencies dynamically
  2987. * before/after accessing a device. Returns the return value from
  2988. * _del_initiator_dep().
  2989. *
  2990. * XXX Keep a usecount in the clockdomain code
  2991. */
  2992. int omap_hwmod_del_initiator_dep(struct omap_hwmod *oh,
  2993. struct omap_hwmod *init_oh)
  2994. {
  2995. return _del_initiator_dep(oh, init_oh);
  2996. }
  2997. /**
  2998. * omap_hwmod_enable_wakeup - allow device to wake up the system
  2999. * @oh: struct omap_hwmod *
  3000. *
  3001. * Sets the module OCP socket ENAWAKEUP bit to allow the module to
  3002. * send wakeups to the PRCM, and enable I/O ring wakeup events for
  3003. * this IP block if it has dynamic mux entries. Eventually this
  3004. * should set PRCM wakeup registers to cause the PRCM to receive
  3005. * wakeup events from the module. Does not set any wakeup routing
  3006. * registers beyond this point - if the module is to wake up any other
  3007. * module or subsystem, that must be set separately. Called by
  3008. * omap_device code. Returns -EINVAL on error or 0 upon success.
  3009. */
  3010. int omap_hwmod_enable_wakeup(struct omap_hwmod *oh)
  3011. {
  3012. unsigned long flags;
  3013. u32 v;
  3014. spin_lock_irqsave(&oh->_lock, flags);
  3015. if (oh->class->sysc &&
  3016. (oh->class->sysc->sysc_flags & SYSC_HAS_ENAWAKEUP)) {
  3017. v = oh->_sysc_cache;
  3018. _enable_wakeup(oh, &v);
  3019. _write_sysconfig(v, oh);
  3020. }
  3021. _set_idle_ioring_wakeup(oh, true);
  3022. spin_unlock_irqrestore(&oh->_lock, flags);
  3023. return 0;
  3024. }
  3025. /**
  3026. * omap_hwmod_disable_wakeup - prevent device from waking the system
  3027. * @oh: struct omap_hwmod *
  3028. *
  3029. * Clears the module OCP socket ENAWAKEUP bit to prevent the module
  3030. * from sending wakeups to the PRCM, and disable I/O ring wakeup
  3031. * events for this IP block if it has dynamic mux entries. Eventually
  3032. * this should clear PRCM wakeup registers to cause the PRCM to ignore
  3033. * wakeup events from the module. Does not set any wakeup routing
  3034. * registers beyond this point - if the module is to wake up any other
  3035. * module or subsystem, that must be set separately. Called by
  3036. * omap_device code. Returns -EINVAL on error or 0 upon success.
  3037. */
  3038. int omap_hwmod_disable_wakeup(struct omap_hwmod *oh)
  3039. {
  3040. unsigned long flags;
  3041. u32 v;
  3042. spin_lock_irqsave(&oh->_lock, flags);
  3043. if (oh->class->sysc &&
  3044. (oh->class->sysc->sysc_flags & SYSC_HAS_ENAWAKEUP)) {
  3045. v = oh->_sysc_cache;
  3046. _disable_wakeup(oh, &v);
  3047. _write_sysconfig(v, oh);
  3048. }
  3049. _set_idle_ioring_wakeup(oh, false);
  3050. spin_unlock_irqrestore(&oh->_lock, flags);
  3051. return 0;
  3052. }
  3053. /**
  3054. * omap_hwmod_assert_hardreset - assert the HW reset line of submodules
  3055. * contained in the hwmod module.
  3056. * @oh: struct omap_hwmod *
  3057. * @name: name of the reset line to lookup and assert
  3058. *
  3059. * Some IP like dsp, ipu or iva contain processor that require
  3060. * an HW reset line to be assert / deassert in order to enable fully
  3061. * the IP. Returns -EINVAL if @oh is null or if the operation is not
  3062. * yet supported on this OMAP; otherwise, passes along the return value
  3063. * from _assert_hardreset().
  3064. */
  3065. int omap_hwmod_assert_hardreset(struct omap_hwmod *oh, const char *name)
  3066. {
  3067. int ret;
  3068. unsigned long flags;
  3069. if (!oh)
  3070. return -EINVAL;
  3071. spin_lock_irqsave(&oh->_lock, flags);
  3072. ret = _assert_hardreset(oh, name);
  3073. spin_unlock_irqrestore(&oh->_lock, flags);
  3074. return ret;
  3075. }
  3076. /**
  3077. * omap_hwmod_deassert_hardreset - deassert the HW reset line of submodules
  3078. * contained in the hwmod module.
  3079. * @oh: struct omap_hwmod *
  3080. * @name: name of the reset line to look up and deassert
  3081. *
  3082. * Some IP like dsp, ipu or iva contain processor that require
  3083. * an HW reset line to be assert / deassert in order to enable fully
  3084. * the IP. Returns -EINVAL if @oh is null or if the operation is not
  3085. * yet supported on this OMAP; otherwise, passes along the return value
  3086. * from _deassert_hardreset().
  3087. */
  3088. int omap_hwmod_deassert_hardreset(struct omap_hwmod *oh, const char *name)
  3089. {
  3090. int ret;
  3091. unsigned long flags;
  3092. if (!oh)
  3093. return -EINVAL;
  3094. spin_lock_irqsave(&oh->_lock, flags);
  3095. ret = _deassert_hardreset(oh, name);
  3096. spin_unlock_irqrestore(&oh->_lock, flags);
  3097. return ret;
  3098. }
  3099. /**
  3100. * omap_hwmod_read_hardreset - read the HW reset line state of submodules
  3101. * contained in the hwmod module
  3102. * @oh: struct omap_hwmod *
  3103. * @name: name of the reset line to look up and read
  3104. *
  3105. * Return the current state of the hwmod @oh's reset line named @name:
  3106. * returns -EINVAL upon parameter error or if this operation
  3107. * is unsupported on the current OMAP; otherwise, passes along the return
  3108. * value from _read_hardreset().
  3109. */
  3110. int omap_hwmod_read_hardreset(struct omap_hwmod *oh, const char *name)
  3111. {
  3112. int ret;
  3113. unsigned long flags;
  3114. if (!oh)
  3115. return -EINVAL;
  3116. spin_lock_irqsave(&oh->_lock, flags);
  3117. ret = _read_hardreset(oh, name);
  3118. spin_unlock_irqrestore(&oh->_lock, flags);
  3119. return ret;
  3120. }
  3121. /**
  3122. * omap_hwmod_for_each_by_class - call @fn for each hwmod of class @classname
  3123. * @classname: struct omap_hwmod_class name to search for
  3124. * @fn: callback function pointer to call for each hwmod in class @classname
  3125. * @user: arbitrary context data to pass to the callback function
  3126. *
  3127. * For each omap_hwmod of class @classname, call @fn.
  3128. * If the callback function returns something other than
  3129. * zero, the iterator is terminated, and the callback function's return
  3130. * value is passed back to the caller. Returns 0 upon success, -EINVAL
  3131. * if @classname or @fn are NULL, or passes back the error code from @fn.
  3132. */
  3133. int omap_hwmod_for_each_by_class(const char *classname,
  3134. int (*fn)(struct omap_hwmod *oh,
  3135. void *user),
  3136. void *user)
  3137. {
  3138. struct omap_hwmod *temp_oh;
  3139. int ret = 0;
  3140. if (!classname || !fn)
  3141. return -EINVAL;
  3142. pr_debug("omap_hwmod: %s: looking for modules of class %s\n",
  3143. __func__, classname);
  3144. list_for_each_entry(temp_oh, &omap_hwmod_list, node) {
  3145. if (!strcmp(temp_oh->class->name, classname)) {
  3146. pr_debug("omap_hwmod: %s: %s: calling callback fn\n",
  3147. __func__, temp_oh->name);
  3148. ret = (*fn)(temp_oh, user);
  3149. if (ret)
  3150. break;
  3151. }
  3152. }
  3153. if (ret)
  3154. pr_debug("omap_hwmod: %s: iterator terminated early: %d\n",
  3155. __func__, ret);
  3156. return ret;
  3157. }
  3158. /**
  3159. * omap_hwmod_set_postsetup_state - set the post-_setup() state for this hwmod
  3160. * @oh: struct omap_hwmod *
  3161. * @state: state that _setup() should leave the hwmod in
  3162. *
  3163. * Sets the hwmod state that @oh will enter at the end of _setup()
  3164. * (called by omap_hwmod_setup_*()). See also the documentation
  3165. * for _setup_postsetup(), above. Returns 0 upon success or
  3166. * -EINVAL if there is a problem with the arguments or if the hwmod is
  3167. * in the wrong state.
  3168. */
  3169. int omap_hwmod_set_postsetup_state(struct omap_hwmod *oh, u8 state)
  3170. {
  3171. int ret;
  3172. unsigned long flags;
  3173. if (!oh)
  3174. return -EINVAL;
  3175. if (state != _HWMOD_STATE_DISABLED &&
  3176. state != _HWMOD_STATE_ENABLED &&
  3177. state != _HWMOD_STATE_IDLE)
  3178. return -EINVAL;
  3179. spin_lock_irqsave(&oh->_lock, flags);
  3180. if (oh->_state != _HWMOD_STATE_REGISTERED) {
  3181. ret = -EINVAL;
  3182. goto ohsps_unlock;
  3183. }
  3184. oh->_postsetup_state = state;
  3185. ret = 0;
  3186. ohsps_unlock:
  3187. spin_unlock_irqrestore(&oh->_lock, flags);
  3188. return ret;
  3189. }
  3190. /**
  3191. * omap_hwmod_get_context_loss_count - get lost context count
  3192. * @oh: struct omap_hwmod *
  3193. *
  3194. * Query the powerdomain of of @oh to get the context loss
  3195. * count for this device.
  3196. *
  3197. * Returns the context loss count of the powerdomain assocated with @oh
  3198. * upon success, or zero if no powerdomain exists for @oh.
  3199. */
  3200. int omap_hwmod_get_context_loss_count(struct omap_hwmod *oh)
  3201. {
  3202. struct powerdomain *pwrdm;
  3203. int ret = 0;
  3204. pwrdm = omap_hwmod_get_pwrdm(oh);
  3205. if (pwrdm)
  3206. ret = pwrdm_get_context_loss_count(pwrdm);
  3207. return ret;
  3208. }
  3209. /**
  3210. * omap_hwmod_no_setup_reset - prevent a hwmod from being reset upon setup
  3211. * @oh: struct omap_hwmod *
  3212. *
  3213. * Prevent the hwmod @oh from being reset during the setup process.
  3214. * Intended for use by board-*.c files on boards with devices that
  3215. * cannot tolerate being reset. Must be called before the hwmod has
  3216. * been set up. Returns 0 upon success or negative error code upon
  3217. * failure.
  3218. */
  3219. int omap_hwmod_no_setup_reset(struct omap_hwmod *oh)
  3220. {
  3221. if (!oh)
  3222. return -EINVAL;
  3223. if (oh->_state != _HWMOD_STATE_REGISTERED) {
  3224. pr_err("omap_hwmod: %s: cannot prevent setup reset; in wrong state\n",
  3225. oh->name);
  3226. return -EINVAL;
  3227. }
  3228. oh->flags |= HWMOD_INIT_NO_RESET;
  3229. return 0;
  3230. }
  3231. /**
  3232. * omap_hwmod_pad_route_irq - route an I/O pad wakeup to a particular MPU IRQ
  3233. * @oh: struct omap_hwmod * containing hwmod mux entries
  3234. * @pad_idx: array index in oh->mux of the hwmod mux entry to route wakeup
  3235. * @irq_idx: the hwmod mpu_irqs array index of the IRQ to trigger on wakeup
  3236. *
  3237. * When an I/O pad wakeup arrives for the dynamic or wakeup hwmod mux
  3238. * entry number @pad_idx for the hwmod @oh, trigger the interrupt
  3239. * service routine for the hwmod's mpu_irqs array index @irq_idx. If
  3240. * this function is not called for a given pad_idx, then the ISR
  3241. * associated with @oh's first MPU IRQ will be triggered when an I/O
  3242. * pad wakeup occurs on that pad. Note that @pad_idx is the index of
  3243. * the _dynamic or wakeup_ entry: if there are other entries not
  3244. * marked with OMAP_DEVICE_PAD_WAKEUP or OMAP_DEVICE_PAD_REMUX, these
  3245. * entries are NOT COUNTED in the dynamic pad index. This function
  3246. * must be called separately for each pad that requires its interrupt
  3247. * to be re-routed this way. Returns -EINVAL if there is an argument
  3248. * problem or if @oh does not have hwmod mux entries or MPU IRQs;
  3249. * returns -ENOMEM if memory cannot be allocated; or 0 upon success.
  3250. *
  3251. * XXX This function interface is fragile. Rather than using array
  3252. * indexes, which are subject to unpredictable change, it should be
  3253. * using hwmod IRQ names, and some other stable key for the hwmod mux
  3254. * pad records.
  3255. */
  3256. int omap_hwmod_pad_route_irq(struct omap_hwmod *oh, int pad_idx, int irq_idx)
  3257. {
  3258. int nr_irqs;
  3259. might_sleep();
  3260. if (!oh || !oh->mux || !oh->mpu_irqs || pad_idx < 0 ||
  3261. pad_idx >= oh->mux->nr_pads_dynamic)
  3262. return -EINVAL;
  3263. /* Check the number of available mpu_irqs */
  3264. for (nr_irqs = 0; oh->mpu_irqs[nr_irqs].irq >= 0; nr_irqs++)
  3265. ;
  3266. if (irq_idx >= nr_irqs)
  3267. return -EINVAL;
  3268. if (!oh->mux->irqs) {
  3269. /* XXX What frees this? */
  3270. oh->mux->irqs = kzalloc(sizeof(int) * oh->mux->nr_pads_dynamic,
  3271. GFP_KERNEL);
  3272. if (!oh->mux->irqs)
  3273. return -ENOMEM;
  3274. }
  3275. oh->mux->irqs[pad_idx] = irq_idx;
  3276. return 0;
  3277. }
  3278. /**
  3279. * omap_hwmod_init - initialize the hwmod code
  3280. *
  3281. * Sets up some function pointers needed by the hwmod code to operate on the
  3282. * currently-booted SoC. Intended to be called once during kernel init
  3283. * before any hwmods are registered. No return value.
  3284. */
  3285. void __init omap_hwmod_init(void)
  3286. {
  3287. if (cpu_is_omap24xx() || cpu_is_omap34xx()) {
  3288. soc_ops.wait_target_ready = _omap2_wait_target_ready;
  3289. soc_ops.assert_hardreset = _omap2_assert_hardreset;
  3290. soc_ops.deassert_hardreset = _omap2_deassert_hardreset;
  3291. soc_ops.is_hardreset_asserted = _omap2_is_hardreset_asserted;
  3292. } else if (cpu_is_omap44xx() || soc_is_omap54xx()) {
  3293. soc_ops.enable_module = _omap4_enable_module;
  3294. soc_ops.disable_module = _omap4_disable_module;
  3295. soc_ops.wait_target_ready = _omap4_wait_target_ready;
  3296. soc_ops.assert_hardreset = _omap4_assert_hardreset;
  3297. soc_ops.deassert_hardreset = _omap4_deassert_hardreset;
  3298. soc_ops.is_hardreset_asserted = _omap4_is_hardreset_asserted;
  3299. soc_ops.init_clkdm = _init_clkdm;
  3300. } else if (soc_is_am33xx()) {
  3301. soc_ops.enable_module = _am33xx_enable_module;
  3302. soc_ops.disable_module = _am33xx_disable_module;
  3303. soc_ops.wait_target_ready = _am33xx_wait_target_ready;
  3304. soc_ops.assert_hardreset = _am33xx_assert_hardreset;
  3305. soc_ops.deassert_hardreset = _am33xx_deassert_hardreset;
  3306. soc_ops.is_hardreset_asserted = _am33xx_is_hardreset_asserted;
  3307. soc_ops.init_clkdm = _init_clkdm;
  3308. } else {
  3309. WARN(1, "omap_hwmod: unknown SoC type\n");
  3310. }
  3311. inited = true;
  3312. }
  3313. /**
  3314. * omap_hwmod_get_main_clk - get pointer to main clock name
  3315. * @oh: struct omap_hwmod *
  3316. *
  3317. * Returns the main clock name assocated with @oh upon success,
  3318. * or NULL if @oh is NULL.
  3319. */
  3320. const char *omap_hwmod_get_main_clk(struct omap_hwmod *oh)
  3321. {
  3322. if (!oh)
  3323. return NULL;
  3324. return oh->main_clk;
  3325. }