dra7-evm.dts 3.1 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140
  1. /*
  2. * Copyright (C) 2013 Texas Instruments Incorporated - http://www.ti.com/
  3. *
  4. * This program is free software; you can redistribute it and/or modify
  5. * it under the terms of the GNU General Public License version 2 as
  6. * published by the Free Software Foundation.
  7. */
  8. /dts-v1/;
  9. #include "dra7.dtsi"
  10. / {
  11. model = "TI DRA7";
  12. compatible = "ti,dra7-evm", "ti,dra752", "ti,dra7";
  13. memory {
  14. device_type = "memory";
  15. reg = <0x80000000 0x60000000>; /* 1536 MB */
  16. };
  17. };
  18. &dra7_pmx_core {
  19. i2c1_pins: pinmux_i2c1_pins {
  20. pinctrl-single,pins = <
  21. 0x400 (PIN_INPUT | MUX_MODE0) /* i2c1_sda */
  22. 0x404 (PIN_INPUT | MUX_MODE0) /* i2c1_scl */
  23. >;
  24. };
  25. i2c2_pins: pinmux_i2c2_pins {
  26. pinctrl-single,pins = <
  27. 0x408 (PIN_INPUT | MUX_MODE0) /* i2c2_sda */
  28. 0x40c (PIN_INPUT | MUX_MODE0) /* i2c2_scl */
  29. >;
  30. };
  31. i2c3_pins: pinmux_i2c3_pins {
  32. pinctrl-single,pins = <
  33. 0x410 (PIN_INPUT | MUX_MODE0) /* i2c3_sda */
  34. 0x414 (PIN_INPUT | MUX_MODE0) /* i2c3_scl */
  35. >;
  36. };
  37. mcspi1_pins: pinmux_mcspi1_pins {
  38. pinctrl-single,pins = <
  39. 0x3a4 (PIN_INPUT | MUX_MODE0) /* spi2_clk */
  40. 0x3a8 (PIN_INPUT | MUX_MODE0) /* spi2_d1 */
  41. 0x3ac (PIN_INPUT | MUX_MODE0) /* spi2_d0 */
  42. 0x3b0 (PIN_INPUT_SLEW | MUX_MODE0) /* spi2_cs0 */
  43. 0x3b4 (PIN_INPUT_SLEW | MUX_MODE0) /* spi2_cs1 */
  44. 0x3b8 (PIN_INPUT_SLEW | MUX_MODE6) /* spi2_cs2 */
  45. 0x3bc (PIN_INPUT_SLEW | MUX_MODE6) /* spi2_cs3 */
  46. >;
  47. };
  48. mcspi2_pins: pinmux_mcspi2_pins {
  49. pinctrl-single,pins = <
  50. 0x3c0 (PIN_INPUT | MUX_MODE0) /* spi2_sclk */
  51. 0x3c4 (PIN_INPUT_SLEW | MUX_MODE0) /* spi2_d1 */
  52. 0x3c8 (PIN_INPUT_SLEW | MUX_MODE0) /* spi2_d1 */
  53. 0x3cc (PIN_INPUT_SLEW | MUX_MODE0) /* spi2_cs0 */
  54. >;
  55. };
  56. uart1_pins: pinmux_uart1_pins {
  57. pinctrl-single,pins = <
  58. 0x3e0 (PIN_INPUT_SLEW | MUX_MODE0) /* uart1_rxd */
  59. 0x3e4 (PIN_INPUT_SLEW | MUX_MODE0) /* uart1_txd */
  60. 0x3e8 (PIN_INPUT | MUX_MODE3) /* uart1_ctsn */
  61. 0x3ec (PIN_INPUT | MUX_MODE3) /* uart1_rtsn */
  62. >;
  63. };
  64. uart2_pins: pinmux_uart2_pins {
  65. pinctrl-single,pins = <
  66. 0x3f0 (PIN_INPUT | MUX_MODE0) /* uart2_rxd */
  67. 0x3f4 (PIN_INPUT | MUX_MODE0) /* uart2_txd */
  68. 0x3f8 (PIN_INPUT | MUX_MODE0) /* uart2_ctsn */
  69. 0x3fc (PIN_INPUT | MUX_MODE0) /* uart2_rtsn */
  70. >;
  71. };
  72. uart3_pins: pinmux_uart3_pins {
  73. pinctrl-single,pins = <
  74. 0x248 (PIN_INPUT_SLEW | MUX_MODE0) /* uart3_rxd */
  75. 0x24c (PIN_INPUT_SLEW | MUX_MODE0) /* uart3_txd */
  76. >;
  77. };
  78. };
  79. &i2c1 {
  80. status = "okay";
  81. pinctrl-names = "default";
  82. pinctrl-0 = <&i2c1_pins>;
  83. clock-frequency = <400000>;
  84. };
  85. &i2c2 {
  86. status = "okay";
  87. pinctrl-names = "default";
  88. pinctrl-0 = <&i2c2_pins>;
  89. clock-frequency = <400000>;
  90. };
  91. &i2c3 {
  92. status = "okay";
  93. pinctrl-names = "default";
  94. pinctrl-0 = <&i2c3_pins>;
  95. clock-frequency = <3400000>;
  96. };
  97. &mcspi1 {
  98. status = "okay";
  99. pinctrl-names = "default";
  100. pinctrl-0 = <&mcspi1_pins>;
  101. };
  102. &mcspi2 {
  103. status = "okay";
  104. pinctrl-names = "default";
  105. pinctrl-0 = <&mcspi2_pins>;
  106. };
  107. &uart1 {
  108. status = "okay";
  109. pinctrl-names = "default";
  110. pinctrl-0 = <&uart1_pins>;
  111. };
  112. &uart2 {
  113. status = "okay";
  114. pinctrl-names = "default";
  115. pinctrl-0 = <&uart2_pins>;
  116. };
  117. &uart3 {
  118. status = "okay";
  119. pinctrl-names = "default";
  120. pinctrl-0 = <&uart3_pins>;
  121. };