mach-origen.c 15 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313314315316317318319320321322323324325326327328329330331332333334335336337338339340341342343344345346347348349350351352353354355356357358359360361362363364365366367368369370371372373374375376377378379380381382383384385386387388389390391392393394395396397398399400401402403404405406407408409410411412413414415416417418419420421422423424425426427428429430431432433434435436437438439440441442443444445446447448449450451452453454455456457458459460461462463464465466467468469470471472473474475476477478479480481482483484485486487488489490491492493494495496497498499500501502503504505506507508509510511512513514515516517518519520521522523524525526527528529530531532533534535536537538539540541542543544545546547548549550551552553554555556557558559560561562563564565566567568569570571572573574575576577578579580581582583584585586587588589590591592593594595596597598599600601602603604605
  1. /* linux/arch/arm/mach-exynos4/mach-origen.c
  2. *
  3. * Copyright (c) 2011 Insignal Co., Ltd.
  4. * http://www.insignal.co.kr/
  5. *
  6. * This program is free software; you can redistribute it and/or modify
  7. * it under the terms of the GNU General Public License version 2 as
  8. * published by the Free Software Foundation.
  9. */
  10. #include <linux/serial_core.h>
  11. #include <linux/gpio.h>
  12. #include <linux/mmc/host.h>
  13. #include <linux/platform_device.h>
  14. #include <linux/io.h>
  15. #include <linux/input.h>
  16. #include <linux/pwm_backlight.h>
  17. #include <linux/gpio_keys.h>
  18. #include <linux/i2c.h>
  19. #include <linux/regulator/machine.h>
  20. #include <linux/mfd/max8997.h>
  21. #include <asm/mach/arch.h>
  22. #include <asm/mach-types.h>
  23. #include <plat/regs-serial.h>
  24. #include <plat/exynos4.h>
  25. #include <plat/cpu.h>
  26. #include <plat/devs.h>
  27. #include <plat/sdhci.h>
  28. #include <plat/iic.h>
  29. #include <plat/ehci.h>
  30. #include <plat/clock.h>
  31. #include <plat/gpio-cfg.h>
  32. #include <plat/backlight.h>
  33. #include <mach/map.h>
  34. /* Following are default values for UCON, ULCON and UFCON UART registers */
  35. #define ORIGEN_UCON_DEFAULT (S3C2410_UCON_TXILEVEL | \
  36. S3C2410_UCON_RXILEVEL | \
  37. S3C2410_UCON_TXIRQMODE | \
  38. S3C2410_UCON_RXIRQMODE | \
  39. S3C2410_UCON_RXFIFO_TOI | \
  40. S3C2443_UCON_RXERR_IRQEN)
  41. #define ORIGEN_ULCON_DEFAULT S3C2410_LCON_CS8
  42. #define ORIGEN_UFCON_DEFAULT (S3C2410_UFCON_FIFOMODE | \
  43. S5PV210_UFCON_TXTRIG4 | \
  44. S5PV210_UFCON_RXTRIG4)
  45. static struct s3c2410_uartcfg origen_uartcfgs[] __initdata = {
  46. [0] = {
  47. .hwport = 0,
  48. .flags = 0,
  49. .ucon = ORIGEN_UCON_DEFAULT,
  50. .ulcon = ORIGEN_ULCON_DEFAULT,
  51. .ufcon = ORIGEN_UFCON_DEFAULT,
  52. },
  53. [1] = {
  54. .hwport = 1,
  55. .flags = 0,
  56. .ucon = ORIGEN_UCON_DEFAULT,
  57. .ulcon = ORIGEN_ULCON_DEFAULT,
  58. .ufcon = ORIGEN_UFCON_DEFAULT,
  59. },
  60. [2] = {
  61. .hwport = 2,
  62. .flags = 0,
  63. .ucon = ORIGEN_UCON_DEFAULT,
  64. .ulcon = ORIGEN_ULCON_DEFAULT,
  65. .ufcon = ORIGEN_UFCON_DEFAULT,
  66. },
  67. [3] = {
  68. .hwport = 3,
  69. .flags = 0,
  70. .ucon = ORIGEN_UCON_DEFAULT,
  71. .ulcon = ORIGEN_ULCON_DEFAULT,
  72. .ufcon = ORIGEN_UFCON_DEFAULT,
  73. },
  74. };
  75. static struct regulator_consumer_supply __initdata ldo3_consumer[] = {
  76. REGULATOR_SUPPLY("vdd11", "s5p-mipi-csis.0"), /* MIPI */
  77. };
  78. static struct regulator_consumer_supply __initdata ldo6_consumer[] = {
  79. REGULATOR_SUPPLY("vdd18", "s5p-mipi-csis.0"), /* MIPI */
  80. };
  81. static struct regulator_consumer_supply __initdata ldo7_consumer[] = {
  82. REGULATOR_SUPPLY("avdd", "alc5625"), /* Realtek ALC5625 */
  83. };
  84. static struct regulator_consumer_supply __initdata ldo8_consumer[] = {
  85. REGULATOR_SUPPLY("vdd", "s5p-adc"), /* ADC */
  86. };
  87. static struct regulator_consumer_supply __initdata ldo9_consumer[] = {
  88. REGULATOR_SUPPLY("dvdd", "swb-a31"), /* AR6003 WLAN & CSR 8810 BT */
  89. };
  90. static struct regulator_consumer_supply __initdata ldo11_consumer[] = {
  91. REGULATOR_SUPPLY("dvdd", "alc5625"), /* Realtek ALC5625 */
  92. };
  93. static struct regulator_consumer_supply __initdata ldo14_consumer[] = {
  94. REGULATOR_SUPPLY("avdd18", "swb-a31"), /* AR6003 WLAN & CSR 8810 BT */
  95. };
  96. static struct regulator_consumer_supply __initdata ldo17_consumer[] = {
  97. REGULATOR_SUPPLY("vdd33", "swb-a31"), /* AR6003 WLAN & CSR 8810 BT */
  98. };
  99. static struct regulator_consumer_supply __initdata buck1_consumer[] = {
  100. REGULATOR_SUPPLY("vdd_arm", NULL), /* CPUFREQ */
  101. };
  102. static struct regulator_consumer_supply __initdata buck2_consumer[] = {
  103. REGULATOR_SUPPLY("vdd_int", NULL), /* CPUFREQ */
  104. };
  105. static struct regulator_consumer_supply __initdata buck3_consumer[] = {
  106. REGULATOR_SUPPLY("vdd_g3d", "mali_drm"), /* G3D */
  107. };
  108. static struct regulator_consumer_supply __initdata buck7_consumer[] = {
  109. REGULATOR_SUPPLY("vcc", "platform-lcd"), /* LCD */
  110. };
  111. static struct regulator_init_data __initdata max8997_ldo1_data = {
  112. .constraints = {
  113. .name = "VDD_ABB_3.3V",
  114. .min_uV = 3300000,
  115. .max_uV = 3300000,
  116. .apply_uV = 1,
  117. .state_mem = {
  118. .disabled = 1,
  119. },
  120. },
  121. };
  122. static struct regulator_init_data __initdata max8997_ldo2_data = {
  123. .constraints = {
  124. .name = "VDD_ALIVE_1.1V",
  125. .min_uV = 1100000,
  126. .max_uV = 1100000,
  127. .apply_uV = 1,
  128. .always_on = 1,
  129. .state_mem = {
  130. .enabled = 1,
  131. },
  132. },
  133. };
  134. static struct regulator_init_data __initdata max8997_ldo3_data = {
  135. .constraints = {
  136. .name = "VMIPI_1.1V",
  137. .min_uV = 1100000,
  138. .max_uV = 1100000,
  139. .apply_uV = 1,
  140. .valid_ops_mask = REGULATOR_CHANGE_STATUS,
  141. .state_mem = {
  142. .disabled = 1,
  143. },
  144. },
  145. .num_consumer_supplies = ARRAY_SIZE(ldo3_consumer),
  146. .consumer_supplies = ldo3_consumer,
  147. };
  148. static struct regulator_init_data __initdata max8997_ldo4_data = {
  149. .constraints = {
  150. .name = "VDD_RTC_1.8V",
  151. .min_uV = 1800000,
  152. .max_uV = 1800000,
  153. .apply_uV = 1,
  154. .always_on = 1,
  155. .state_mem = {
  156. .disabled = 1,
  157. },
  158. },
  159. };
  160. static struct regulator_init_data __initdata max8997_ldo6_data = {
  161. .constraints = {
  162. .name = "VMIPI_1.8V",
  163. .min_uV = 1800000,
  164. .max_uV = 1800000,
  165. .apply_uV = 1,
  166. .valid_ops_mask = REGULATOR_CHANGE_STATUS,
  167. .state_mem = {
  168. .disabled = 1,
  169. },
  170. },
  171. .num_consumer_supplies = ARRAY_SIZE(ldo6_consumer),
  172. .consumer_supplies = ldo6_consumer,
  173. };
  174. static struct regulator_init_data __initdata max8997_ldo7_data = {
  175. .constraints = {
  176. .name = "VDD_AUD_1.8V",
  177. .min_uV = 1800000,
  178. .max_uV = 1800000,
  179. .apply_uV = 1,
  180. .valid_ops_mask = REGULATOR_CHANGE_STATUS,
  181. .state_mem = {
  182. .disabled = 1,
  183. },
  184. },
  185. .num_consumer_supplies = ARRAY_SIZE(ldo7_consumer),
  186. .consumer_supplies = ldo7_consumer,
  187. };
  188. static struct regulator_init_data __initdata max8997_ldo8_data = {
  189. .constraints = {
  190. .name = "VADC_3.3V",
  191. .min_uV = 3300000,
  192. .max_uV = 3300000,
  193. .apply_uV = 1,
  194. .valid_ops_mask = REGULATOR_CHANGE_STATUS,
  195. .state_mem = {
  196. .disabled = 1,
  197. },
  198. },
  199. .num_consumer_supplies = ARRAY_SIZE(ldo8_consumer),
  200. .consumer_supplies = ldo8_consumer,
  201. };
  202. static struct regulator_init_data __initdata max8997_ldo9_data = {
  203. .constraints = {
  204. .name = "DVDD_SWB_2.8V",
  205. .min_uV = 2800000,
  206. .max_uV = 2800000,
  207. .apply_uV = 1,
  208. .valid_ops_mask = REGULATOR_CHANGE_STATUS,
  209. .state_mem = {
  210. .disabled = 1,
  211. },
  212. },
  213. .num_consumer_supplies = ARRAY_SIZE(ldo9_consumer),
  214. .consumer_supplies = ldo9_consumer,
  215. };
  216. static struct regulator_init_data __initdata max8997_ldo10_data = {
  217. .constraints = {
  218. .name = "VDD_PLL_1.1V",
  219. .min_uV = 1100000,
  220. .max_uV = 1100000,
  221. .apply_uV = 1,
  222. .always_on = 1,
  223. .state_mem = {
  224. .disabled = 1,
  225. },
  226. },
  227. };
  228. static struct regulator_init_data __initdata max8997_ldo11_data = {
  229. .constraints = {
  230. .name = "VDD_AUD_3V",
  231. .min_uV = 3000000,
  232. .max_uV = 3000000,
  233. .apply_uV = 1,
  234. .valid_ops_mask = REGULATOR_CHANGE_STATUS,
  235. .state_mem = {
  236. .disabled = 1,
  237. },
  238. },
  239. .num_consumer_supplies = ARRAY_SIZE(ldo11_consumer),
  240. .consumer_supplies = ldo11_consumer,
  241. };
  242. static struct regulator_init_data __initdata max8997_ldo14_data = {
  243. .constraints = {
  244. .name = "AVDD18_SWB_1.8V",
  245. .min_uV = 1800000,
  246. .max_uV = 1800000,
  247. .apply_uV = 1,
  248. .valid_ops_mask = REGULATOR_CHANGE_STATUS,
  249. .state_mem = {
  250. .disabled = 1,
  251. },
  252. },
  253. .num_consumer_supplies = ARRAY_SIZE(ldo14_consumer),
  254. .consumer_supplies = ldo14_consumer,
  255. };
  256. static struct regulator_init_data __initdata max8997_ldo17_data = {
  257. .constraints = {
  258. .name = "VDD_SWB_3.3V",
  259. .min_uV = 3300000,
  260. .max_uV = 3300000,
  261. .apply_uV = 1,
  262. .valid_ops_mask = REGULATOR_CHANGE_STATUS,
  263. .state_mem = {
  264. .disabled = 1,
  265. },
  266. },
  267. .num_consumer_supplies = ARRAY_SIZE(ldo17_consumer),
  268. .consumer_supplies = ldo17_consumer,
  269. };
  270. static struct regulator_init_data __initdata max8997_ldo21_data = {
  271. .constraints = {
  272. .name = "VDD_MIF_1.2V",
  273. .min_uV = 1200000,
  274. .max_uV = 1200000,
  275. .apply_uV = 1,
  276. .always_on = 1,
  277. .state_mem = {
  278. .disabled = 1,
  279. },
  280. },
  281. };
  282. static struct regulator_init_data __initdata max8997_buck1_data = {
  283. .constraints = {
  284. .name = "VDD_ARM_1.2V",
  285. .min_uV = 950000,
  286. .max_uV = 1350000,
  287. .always_on = 1,
  288. .boot_on = 1,
  289. .valid_ops_mask = REGULATOR_CHANGE_VOLTAGE,
  290. .state_mem = {
  291. .disabled = 1,
  292. },
  293. },
  294. .num_consumer_supplies = ARRAY_SIZE(buck1_consumer),
  295. .consumer_supplies = buck1_consumer,
  296. };
  297. static struct regulator_init_data __initdata max8997_buck2_data = {
  298. .constraints = {
  299. .name = "VDD_INT_1.1V",
  300. .min_uV = 900000,
  301. .max_uV = 1100000,
  302. .always_on = 1,
  303. .boot_on = 1,
  304. .valid_ops_mask = REGULATOR_CHANGE_VOLTAGE,
  305. .state_mem = {
  306. .disabled = 1,
  307. },
  308. },
  309. .num_consumer_supplies = ARRAY_SIZE(buck2_consumer),
  310. .consumer_supplies = buck2_consumer,
  311. };
  312. static struct regulator_init_data __initdata max8997_buck3_data = {
  313. .constraints = {
  314. .name = "VDD_G3D_1.1V",
  315. .min_uV = 900000,
  316. .max_uV = 1100000,
  317. .valid_ops_mask = REGULATOR_CHANGE_VOLTAGE |
  318. REGULATOR_CHANGE_STATUS,
  319. .state_mem = {
  320. .disabled = 1,
  321. },
  322. },
  323. .num_consumer_supplies = ARRAY_SIZE(buck3_consumer),
  324. .consumer_supplies = buck3_consumer,
  325. };
  326. static struct regulator_init_data __initdata max8997_buck5_data = {
  327. .constraints = {
  328. .name = "VDDQ_M1M2_1.2V",
  329. .min_uV = 1200000,
  330. .max_uV = 1200000,
  331. .apply_uV = 1,
  332. .always_on = 1,
  333. .state_mem = {
  334. .disabled = 1,
  335. },
  336. },
  337. };
  338. static struct regulator_init_data __initdata max8997_buck7_data = {
  339. .constraints = {
  340. .name = "VDD_LCD_3.3V",
  341. .min_uV = 3300000,
  342. .max_uV = 3300000,
  343. .boot_on = 1,
  344. .apply_uV = 1,
  345. .valid_ops_mask = REGULATOR_CHANGE_STATUS,
  346. .state_mem = {
  347. .disabled = 1
  348. },
  349. },
  350. .num_consumer_supplies = ARRAY_SIZE(buck7_consumer),
  351. .consumer_supplies = buck7_consumer,
  352. };
  353. static struct max8997_regulator_data __initdata origen_max8997_regulators[] = {
  354. { MAX8997_LDO1, &max8997_ldo1_data },
  355. { MAX8997_LDO2, &max8997_ldo2_data },
  356. { MAX8997_LDO3, &max8997_ldo3_data },
  357. { MAX8997_LDO4, &max8997_ldo4_data },
  358. { MAX8997_LDO6, &max8997_ldo6_data },
  359. { MAX8997_LDO7, &max8997_ldo7_data },
  360. { MAX8997_LDO8, &max8997_ldo8_data },
  361. { MAX8997_LDO9, &max8997_ldo9_data },
  362. { MAX8997_LDO10, &max8997_ldo10_data },
  363. { MAX8997_LDO11, &max8997_ldo11_data },
  364. { MAX8997_LDO14, &max8997_ldo14_data },
  365. { MAX8997_LDO17, &max8997_ldo17_data },
  366. { MAX8997_LDO21, &max8997_ldo21_data },
  367. { MAX8997_BUCK1, &max8997_buck1_data },
  368. { MAX8997_BUCK2, &max8997_buck2_data },
  369. { MAX8997_BUCK3, &max8997_buck3_data },
  370. { MAX8997_BUCK5, &max8997_buck5_data },
  371. { MAX8997_BUCK7, &max8997_buck7_data },
  372. };
  373. struct max8997_platform_data __initdata origen_max8997_pdata = {
  374. .num_regulators = ARRAY_SIZE(origen_max8997_regulators),
  375. .regulators = origen_max8997_regulators,
  376. .wakeup = true,
  377. .buck1_gpiodvs = false,
  378. .buck2_gpiodvs = false,
  379. .buck5_gpiodvs = false,
  380. .irq_base = IRQ_GPIO_END + 1,
  381. .ignore_gpiodvs_side_effect = true,
  382. .buck125_default_idx = 0x0,
  383. .buck125_gpios[0] = EXYNOS4_GPX0(0),
  384. .buck125_gpios[1] = EXYNOS4_GPX0(1),
  385. .buck125_gpios[2] = EXYNOS4_GPX0(2),
  386. .buck1_voltage[0] = 1350000,
  387. .buck1_voltage[1] = 1300000,
  388. .buck1_voltage[2] = 1250000,
  389. .buck1_voltage[3] = 1200000,
  390. .buck1_voltage[4] = 1150000,
  391. .buck1_voltage[5] = 1100000,
  392. .buck1_voltage[6] = 1000000,
  393. .buck1_voltage[7] = 950000,
  394. .buck2_voltage[0] = 1100000,
  395. .buck2_voltage[1] = 1100000,
  396. .buck2_voltage[2] = 1100000,
  397. .buck2_voltage[3] = 1100000,
  398. .buck2_voltage[4] = 1000000,
  399. .buck2_voltage[5] = 1000000,
  400. .buck2_voltage[6] = 1000000,
  401. .buck2_voltage[7] = 1000000,
  402. .buck5_voltage[0] = 1200000,
  403. .buck5_voltage[1] = 1200000,
  404. .buck5_voltage[2] = 1200000,
  405. .buck5_voltage[3] = 1200000,
  406. .buck5_voltage[4] = 1200000,
  407. .buck5_voltage[5] = 1200000,
  408. .buck5_voltage[6] = 1200000,
  409. .buck5_voltage[7] = 1200000,
  410. };
  411. /* I2C0 */
  412. static struct i2c_board_info i2c0_devs[] __initdata = {
  413. {
  414. I2C_BOARD_INFO("max8997", (0xCC >> 1)),
  415. .platform_data = &origen_max8997_pdata,
  416. .irq = IRQ_EINT(4),
  417. },
  418. };
  419. static struct s3c_sdhci_platdata origen_hsmmc0_pdata __initdata = {
  420. .cd_type = S3C_SDHCI_CD_INTERNAL,
  421. .clk_type = S3C_SDHCI_CLK_DIV_EXTERNAL,
  422. };
  423. static struct s3c_sdhci_platdata origen_hsmmc2_pdata __initdata = {
  424. .cd_type = S3C_SDHCI_CD_INTERNAL,
  425. .clk_type = S3C_SDHCI_CLK_DIV_EXTERNAL,
  426. };
  427. /* USB EHCI */
  428. static struct s5p_ehci_platdata origen_ehci_pdata;
  429. static void __init origen_ehci_init(void)
  430. {
  431. struct s5p_ehci_platdata *pdata = &origen_ehci_pdata;
  432. s5p_ehci_set_platdata(pdata);
  433. }
  434. static struct gpio_keys_button origen_gpio_keys_table[] = {
  435. {
  436. .code = KEY_MENU,
  437. .gpio = EXYNOS4_GPX1(5),
  438. .desc = "gpio-keys: KEY_MENU",
  439. .type = EV_KEY,
  440. .active_low = 1,
  441. .wakeup = 1,
  442. .debounce_interval = 1,
  443. }, {
  444. .code = KEY_HOME,
  445. .gpio = EXYNOS4_GPX1(6),
  446. .desc = "gpio-keys: KEY_HOME",
  447. .type = EV_KEY,
  448. .active_low = 1,
  449. .wakeup = 1,
  450. .debounce_interval = 1,
  451. }, {
  452. .code = KEY_BACK,
  453. .gpio = EXYNOS4_GPX1(7),
  454. .desc = "gpio-keys: KEY_BACK",
  455. .type = EV_KEY,
  456. .active_low = 1,
  457. .wakeup = 1,
  458. .debounce_interval = 1,
  459. }, {
  460. .code = KEY_UP,
  461. .gpio = EXYNOS4_GPX2(0),
  462. .desc = "gpio-keys: KEY_UP",
  463. .type = EV_KEY,
  464. .active_low = 1,
  465. .wakeup = 1,
  466. .debounce_interval = 1,
  467. }, {
  468. .code = KEY_DOWN,
  469. .gpio = EXYNOS4_GPX2(1),
  470. .desc = "gpio-keys: KEY_DOWN",
  471. .type = EV_KEY,
  472. .active_low = 1,
  473. .wakeup = 1,
  474. .debounce_interval = 1,
  475. },
  476. };
  477. static struct gpio_keys_platform_data origen_gpio_keys_data = {
  478. .buttons = origen_gpio_keys_table,
  479. .nbuttons = ARRAY_SIZE(origen_gpio_keys_table),
  480. };
  481. static struct platform_device origen_device_gpiokeys = {
  482. .name = "gpio-keys",
  483. .dev = {
  484. .platform_data = &origen_gpio_keys_data,
  485. },
  486. };
  487. static struct platform_device *origen_devices[] __initdata = {
  488. &s3c_device_i2c0,
  489. &s3c_device_hsmmc2,
  490. &s3c_device_hsmmc0,
  491. &s3c_device_rtc,
  492. &s3c_device_wdt,
  493. &s5p_device_ehci,
  494. &s5p_device_fimc0,
  495. &s5p_device_fimc1,
  496. &s5p_device_fimc2,
  497. &s5p_device_fimc3,
  498. &s5p_device_hdmi,
  499. &s5p_device_i2c_hdmiphy,
  500. &s5p_device_mixer,
  501. &origen_device_gpiokeys,
  502. };
  503. /* LCD Backlight data */
  504. static struct samsung_bl_gpio_info origen_bl_gpio_info = {
  505. .no = EXYNOS4_GPD0(0),
  506. .func = S3C_GPIO_SFN(2),
  507. };
  508. static struct platform_pwm_backlight_data origen_bl_data = {
  509. .pwm_id = 0,
  510. .pwm_period_ns = 1000,
  511. };
  512. static void __init origen_map_io(void)
  513. {
  514. s5p_init_io(NULL, 0, S5P_VA_CHIPID);
  515. s3c24xx_init_clocks(24000000);
  516. s3c24xx_init_uarts(origen_uartcfgs, ARRAY_SIZE(origen_uartcfgs));
  517. }
  518. static void __init origen_power_init(void)
  519. {
  520. gpio_request(EXYNOS4_GPX0(4), "PMIC_IRQ");
  521. s3c_gpio_cfgpin(EXYNOS4_GPX0(4), S3C_GPIO_SFN(0xf));
  522. s3c_gpio_setpull(EXYNOS4_GPX0(4), S3C_GPIO_PULL_NONE);
  523. }
  524. static void __init origen_machine_init(void)
  525. {
  526. origen_power_init();
  527. s3c_i2c0_set_platdata(NULL);
  528. i2c_register_board_info(0, i2c0_devs, ARRAY_SIZE(i2c0_devs));
  529. /*
  530. * Since sdhci instance 2 can contain a bootable media,
  531. * sdhci instance 0 is registered after instance 2.
  532. */
  533. s3c_sdhci2_set_platdata(&origen_hsmmc2_pdata);
  534. s3c_sdhci0_set_platdata(&origen_hsmmc0_pdata);
  535. origen_ehci_init();
  536. clk_xusbxti.rate = 24000000;
  537. s5p_i2c_hdmiphy_set_platdata(NULL);
  538. platform_add_devices(origen_devices, ARRAY_SIZE(origen_devices));
  539. samsung_bl_set(&origen_bl_gpio_info, &origen_bl_data);
  540. }
  541. MACHINE_START(ORIGEN, "ORIGEN")
  542. /* Maintainer: JeongHyeon Kim <jhkim@insignal.co.kr> */
  543. .boot_params = S5P_PA_SDRAM + 0x100,
  544. .init_irq = exynos4_init_irq,
  545. .map_io = origen_map_io,
  546. .init_machine = origen_machine_init,
  547. .timer = &exynos4_timer,
  548. MACHINE_END