iwl-agn.c 112 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313314315316317318319320321322323324325326327328329330331332333334335336337338339340341342343344345346347348349350351352353354355356357358359360361362363364365366367368369370371372373374375376377378379380381382383384385386387388389390391392393394395396397398399400401402403404405406407408409410411412413414415416417418419420421422423424425426427428429430431432433434435436437438439440441442443444445446447448449450451452453454455456457458459460461462463464465466467468469470471472473474475476477478479480481482483484485486487488489490491492493494495496497498499500501502503504505506507508509510511512513514515516517518519520521522523524525526527528529530531532533534535536537538539540541542543544545546547548549550551552553554555556557558559560561562563564565566567568569570571572573574575576577578579580581582583584585586587588589590591592593594595596597598599600601602603604605606607608609610611612613614615616617618619620621622623624625626627628629630631632633634635636637638639640641642643644645646647648649650651652653654655656657658659660661662663664665666667668669670671672673674675676677678679680681682683684685686687688689690691692693694695696697698699700701702703704705706707708709710711712713714715716717718719720721722723724725726727728729730731732733734735736737738739740741742743744745746747748749750751752753754755756757758759760761762763764765766767768769770771772773774775776777778779780781782783784785786787788789790791792793794795796797798799800801802803804805806807808809810811812813814815816817818819820821822823824825826827828829830831832833834835836837838839840841842843844845846847848849850851852853854855856857858859860861862863864865866867868869870871872873874875876877878879880881882883884885886887888889890891892893894895896897898899900901902903904905906907908909910911912913914915916917918919920921922923924925926927928929930931932933934935936937938939940941942943944945946947948949950951952953954955956957958959960961962963964965966967968969970971972973974975976977978979980981982983984985986987988989990991992993994995996997998999100010011002100310041005100610071008100910101011101210131014101510161017101810191020102110221023102410251026102710281029103010311032103310341035103610371038103910401041104210431044104510461047104810491050105110521053105410551056105710581059106010611062106310641065106610671068106910701071107210731074107510761077107810791080108110821083108410851086108710881089109010911092109310941095109610971098109911001101110211031104110511061107110811091110111111121113111411151116111711181119112011211122112311241125112611271128112911301131113211331134113511361137113811391140114111421143114411451146114711481149115011511152115311541155115611571158115911601161116211631164116511661167116811691170117111721173117411751176117711781179118011811182118311841185118611871188118911901191119211931194119511961197119811991200120112021203120412051206120712081209121012111212121312141215121612171218121912201221122212231224122512261227122812291230123112321233123412351236123712381239124012411242124312441245124612471248124912501251125212531254125512561257125812591260126112621263126412651266126712681269127012711272127312741275127612771278127912801281128212831284128512861287128812891290129112921293129412951296129712981299130013011302130313041305130613071308130913101311131213131314131513161317131813191320132113221323132413251326132713281329133013311332133313341335133613371338133913401341134213431344134513461347134813491350135113521353135413551356135713581359136013611362136313641365136613671368136913701371137213731374137513761377137813791380138113821383138413851386138713881389139013911392139313941395139613971398139914001401140214031404140514061407140814091410141114121413141414151416141714181419142014211422142314241425142614271428142914301431143214331434143514361437143814391440144114421443144414451446144714481449145014511452145314541455145614571458145914601461146214631464146514661467146814691470147114721473147414751476147714781479148014811482148314841485148614871488148914901491149214931494149514961497149814991500150115021503150415051506150715081509151015111512151315141515151615171518151915201521152215231524152515261527152815291530153115321533153415351536153715381539154015411542154315441545154615471548154915501551155215531554155515561557155815591560156115621563156415651566156715681569157015711572157315741575157615771578157915801581158215831584158515861587158815891590159115921593159415951596159715981599160016011602160316041605160616071608160916101611161216131614161516161617161816191620162116221623162416251626162716281629163016311632163316341635163616371638163916401641164216431644164516461647164816491650165116521653165416551656165716581659166016611662166316641665166616671668166916701671167216731674167516761677167816791680168116821683168416851686168716881689169016911692169316941695169616971698169917001701170217031704170517061707170817091710171117121713171417151716171717181719172017211722172317241725172617271728172917301731173217331734173517361737173817391740174117421743174417451746174717481749175017511752175317541755175617571758175917601761176217631764176517661767176817691770177117721773177417751776177717781779178017811782178317841785178617871788178917901791179217931794179517961797179817991800180118021803180418051806180718081809181018111812181318141815181618171818181918201821182218231824182518261827182818291830183118321833183418351836183718381839184018411842184318441845184618471848184918501851185218531854185518561857185818591860186118621863186418651866186718681869187018711872187318741875187618771878187918801881188218831884188518861887188818891890189118921893189418951896189718981899190019011902190319041905190619071908190919101911191219131914191519161917191819191920192119221923192419251926192719281929193019311932193319341935193619371938193919401941194219431944194519461947194819491950195119521953195419551956195719581959196019611962196319641965196619671968196919701971197219731974197519761977197819791980198119821983198419851986198719881989199019911992199319941995199619971998199920002001200220032004200520062007200820092010201120122013201420152016201720182019202020212022202320242025202620272028202920302031203220332034203520362037203820392040204120422043204420452046204720482049205020512052205320542055205620572058205920602061206220632064206520662067206820692070207120722073207420752076207720782079208020812082208320842085208620872088208920902091209220932094209520962097209820992100210121022103210421052106210721082109211021112112211321142115211621172118211921202121212221232124212521262127212821292130213121322133213421352136213721382139214021412142214321442145214621472148214921502151215221532154215521562157215821592160216121622163216421652166216721682169217021712172217321742175217621772178217921802181218221832184218521862187218821892190219121922193219421952196219721982199220022012202220322042205220622072208220922102211221222132214221522162217221822192220222122222223222422252226222722282229223022312232223322342235223622372238223922402241224222432244224522462247224822492250225122522253225422552256225722582259226022612262226322642265226622672268226922702271227222732274227522762277227822792280228122822283228422852286228722882289229022912292229322942295229622972298229923002301230223032304230523062307230823092310231123122313231423152316231723182319232023212322232323242325232623272328232923302331233223332334233523362337233823392340234123422343234423452346234723482349235023512352235323542355235623572358235923602361236223632364236523662367236823692370237123722373237423752376237723782379238023812382238323842385238623872388238923902391239223932394239523962397239823992400240124022403240424052406240724082409241024112412241324142415241624172418241924202421242224232424242524262427242824292430243124322433243424352436243724382439244024412442244324442445244624472448244924502451245224532454245524562457245824592460246124622463246424652466246724682469247024712472247324742475247624772478247924802481248224832484248524862487248824892490249124922493249424952496249724982499250025012502250325042505250625072508250925102511251225132514251525162517251825192520252125222523252425252526252725282529253025312532253325342535253625372538253925402541254225432544254525462547254825492550255125522553255425552556255725582559256025612562256325642565256625672568256925702571257225732574257525762577257825792580258125822583258425852586258725882589259025912592259325942595259625972598259926002601260226032604260526062607260826092610261126122613261426152616261726182619262026212622262326242625262626272628262926302631263226332634263526362637263826392640264126422643264426452646264726482649265026512652265326542655265626572658265926602661266226632664266526662667266826692670267126722673267426752676267726782679268026812682268326842685268626872688268926902691269226932694269526962697269826992700270127022703270427052706270727082709271027112712271327142715271627172718271927202721272227232724272527262727272827292730273127322733273427352736273727382739274027412742274327442745274627472748274927502751275227532754275527562757275827592760276127622763276427652766276727682769277027712772277327742775277627772778277927802781278227832784278527862787278827892790279127922793279427952796279727982799280028012802280328042805280628072808280928102811281228132814281528162817281828192820282128222823282428252826282728282829283028312832283328342835283628372838283928402841284228432844284528462847284828492850285128522853285428552856285728582859286028612862286328642865286628672868286928702871287228732874287528762877287828792880288128822883288428852886288728882889289028912892289328942895289628972898289929002901290229032904290529062907290829092910291129122913291429152916291729182919292029212922292329242925292629272928292929302931293229332934293529362937293829392940294129422943294429452946294729482949295029512952295329542955295629572958295929602961296229632964296529662967296829692970297129722973297429752976297729782979298029812982298329842985298629872988298929902991299229932994299529962997299829993000300130023003300430053006300730083009301030113012301330143015301630173018301930203021302230233024302530263027302830293030303130323033303430353036303730383039304030413042304330443045304630473048304930503051305230533054305530563057305830593060306130623063306430653066306730683069307030713072307330743075307630773078307930803081308230833084308530863087308830893090309130923093309430953096309730983099310031013102310331043105310631073108310931103111311231133114311531163117311831193120312131223123312431253126312731283129313031313132313331343135313631373138313931403141314231433144314531463147314831493150315131523153315431553156315731583159316031613162316331643165316631673168316931703171317231733174317531763177317831793180318131823183318431853186318731883189319031913192319331943195319631973198319932003201320232033204320532063207320832093210321132123213321432153216321732183219322032213222322332243225322632273228322932303231323232333234323532363237323832393240324132423243324432453246324732483249325032513252325332543255325632573258325932603261326232633264326532663267326832693270327132723273327432753276327732783279328032813282328332843285328632873288328932903291329232933294329532963297329832993300330133023303330433053306330733083309331033113312331333143315331633173318331933203321332233233324332533263327332833293330333133323333333433353336333733383339334033413342334333443345334633473348334933503351335233533354335533563357335833593360336133623363336433653366336733683369337033713372337333743375337633773378337933803381338233833384338533863387338833893390339133923393339433953396339733983399340034013402340334043405340634073408340934103411341234133414341534163417341834193420342134223423342434253426342734283429343034313432343334343435343634373438343934403441344234433444344534463447344834493450345134523453345434553456345734583459346034613462346334643465346634673468346934703471347234733474347534763477347834793480348134823483348434853486348734883489349034913492349334943495349634973498349935003501350235033504350535063507350835093510351135123513351435153516351735183519352035213522352335243525352635273528352935303531353235333534353535363537353835393540354135423543354435453546354735483549355035513552355335543555355635573558355935603561356235633564356535663567356835693570357135723573357435753576357735783579358035813582358335843585358635873588358935903591359235933594359535963597359835993600360136023603360436053606360736083609361036113612361336143615361636173618361936203621362236233624362536263627362836293630363136323633363436353636363736383639364036413642364336443645364636473648364936503651365236533654365536563657365836593660366136623663366436653666366736683669367036713672367336743675367636773678367936803681368236833684368536863687368836893690369136923693369436953696369736983699370037013702370337043705370637073708370937103711371237133714371537163717371837193720372137223723372437253726372737283729373037313732373337343735373637373738373937403741374237433744374537463747374837493750375137523753375437553756375737583759376037613762376337643765376637673768376937703771377237733774377537763777377837793780378137823783378437853786378737883789379037913792379337943795379637973798379938003801380238033804380538063807380838093810381138123813381438153816381738183819382038213822382338243825382638273828382938303831383238333834383538363837383838393840384138423843384438453846384738483849385038513852385338543855385638573858385938603861386238633864386538663867386838693870387138723873387438753876387738783879388038813882388338843885388638873888388938903891389238933894389538963897389838993900390139023903
  1. /******************************************************************************
  2. *
  3. * Copyright(c) 2003 - 2010 Intel Corporation. All rights reserved.
  4. *
  5. * Portions of this file are derived from the ipw3945 project, as well
  6. * as portions of the ieee80211 subsystem header files.
  7. *
  8. * This program is free software; you can redistribute it and/or modify it
  9. * under the terms of version 2 of the GNU General Public License as
  10. * published by the Free Software Foundation.
  11. *
  12. * This program is distributed in the hope that it will be useful, but WITHOUT
  13. * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
  14. * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for
  15. * more details.
  16. *
  17. * You should have received a copy of the GNU General Public License along with
  18. * this program; if not, write to the Free Software Foundation, Inc.,
  19. * 51 Franklin Street, Fifth Floor, Boston, MA 02110, USA
  20. *
  21. * The full GNU General Public License is included in this distribution in the
  22. * file called LICENSE.
  23. *
  24. * Contact Information:
  25. * Intel Linux Wireless <ilw@linux.intel.com>
  26. * Intel Corporation, 5200 N.E. Elam Young Parkway, Hillsboro, OR 97124-6497
  27. *
  28. *****************************************************************************/
  29. #include <linux/kernel.h>
  30. #include <linux/module.h>
  31. #include <linux/init.h>
  32. #include <linux/pci.h>
  33. #include <linux/slab.h>
  34. #include <linux/dma-mapping.h>
  35. #include <linux/delay.h>
  36. #include <linux/sched.h>
  37. #include <linux/skbuff.h>
  38. #include <linux/netdevice.h>
  39. #include <linux/wireless.h>
  40. #include <linux/firmware.h>
  41. #include <linux/etherdevice.h>
  42. #include <linux/if_arp.h>
  43. #include <net/mac80211.h>
  44. #include <asm/div64.h>
  45. #define DRV_NAME "iwlagn"
  46. #include "iwl-eeprom.h"
  47. #include "iwl-dev.h"
  48. #include "iwl-core.h"
  49. #include "iwl-io.h"
  50. #include "iwl-helpers.h"
  51. #include "iwl-sta.h"
  52. #include "iwl-calib.h"
  53. #include "iwl-agn.h"
  54. /******************************************************************************
  55. *
  56. * module boiler plate
  57. *
  58. ******************************************************************************/
  59. /*
  60. * module name, copyright, version, etc.
  61. */
  62. #define DRV_DESCRIPTION "Intel(R) Wireless WiFi Link AGN driver for Linux"
  63. #ifdef CONFIG_IWLWIFI_DEBUG
  64. #define VD "d"
  65. #else
  66. #define VD
  67. #endif
  68. #define DRV_VERSION IWLWIFI_VERSION VD
  69. MODULE_DESCRIPTION(DRV_DESCRIPTION);
  70. MODULE_VERSION(DRV_VERSION);
  71. MODULE_AUTHOR(DRV_COPYRIGHT " " DRV_AUTHOR);
  72. MODULE_LICENSE("GPL");
  73. MODULE_ALIAS("iwl4965");
  74. /**
  75. * iwl_commit_rxon - commit staging_rxon to hardware
  76. *
  77. * The RXON command in staging_rxon is committed to the hardware and
  78. * the active_rxon structure is updated with the new data. This
  79. * function correctly transitions out of the RXON_ASSOC_MSK state if
  80. * a HW tune is required based on the RXON structure changes.
  81. */
  82. int iwl_commit_rxon(struct iwl_priv *priv)
  83. {
  84. /* cast away the const for active_rxon in this function */
  85. struct iwl_rxon_cmd *active_rxon = (void *)&priv->active_rxon;
  86. int ret;
  87. bool new_assoc =
  88. !!(priv->staging_rxon.filter_flags & RXON_FILTER_ASSOC_MSK);
  89. if (!iwl_is_alive(priv))
  90. return -EBUSY;
  91. /* always get timestamp with Rx frame */
  92. priv->staging_rxon.flags |= RXON_FLG_TSF2HOST_MSK;
  93. ret = iwl_check_rxon_cmd(priv);
  94. if (ret) {
  95. IWL_ERR(priv, "Invalid RXON configuration. Not committing.\n");
  96. return -EINVAL;
  97. }
  98. /*
  99. * receive commit_rxon request
  100. * abort any previous channel switch if still in process
  101. */
  102. if (priv->switch_rxon.switch_in_progress &&
  103. (priv->switch_rxon.channel != priv->staging_rxon.channel)) {
  104. IWL_DEBUG_11H(priv, "abort channel switch on %d\n",
  105. le16_to_cpu(priv->switch_rxon.channel));
  106. priv->switch_rxon.switch_in_progress = false;
  107. }
  108. /* If we don't need to send a full RXON, we can use
  109. * iwl_rxon_assoc_cmd which is used to reconfigure filter
  110. * and other flags for the current radio configuration. */
  111. if (!iwl_full_rxon_required(priv)) {
  112. ret = iwl_send_rxon_assoc(priv);
  113. if (ret) {
  114. IWL_ERR(priv, "Error setting RXON_ASSOC (%d)\n", ret);
  115. return ret;
  116. }
  117. memcpy(active_rxon, &priv->staging_rxon, sizeof(*active_rxon));
  118. iwl_print_rx_config_cmd(priv);
  119. return 0;
  120. }
  121. /* If we are currently associated and the new config requires
  122. * an RXON_ASSOC and the new config wants the associated mask enabled,
  123. * we must clear the associated from the active configuration
  124. * before we apply the new config */
  125. if (iwl_is_associated(priv) && new_assoc) {
  126. IWL_DEBUG_INFO(priv, "Toggling associated bit on current RXON\n");
  127. active_rxon->filter_flags &= ~RXON_FILTER_ASSOC_MSK;
  128. ret = iwl_send_cmd_pdu(priv, REPLY_RXON,
  129. sizeof(struct iwl_rxon_cmd),
  130. &priv->active_rxon);
  131. /* If the mask clearing failed then we set
  132. * active_rxon back to what it was previously */
  133. if (ret) {
  134. active_rxon->filter_flags |= RXON_FILTER_ASSOC_MSK;
  135. IWL_ERR(priv, "Error clearing ASSOC_MSK (%d)\n", ret);
  136. return ret;
  137. }
  138. iwl_clear_ucode_stations(priv, false);
  139. iwl_restore_stations(priv);
  140. ret = iwl_restore_default_wep_keys(priv);
  141. if (ret) {
  142. IWL_ERR(priv, "Failed to restore WEP keys (%d)\n", ret);
  143. return ret;
  144. }
  145. }
  146. IWL_DEBUG_INFO(priv, "Sending RXON\n"
  147. "* with%s RXON_FILTER_ASSOC_MSK\n"
  148. "* channel = %d\n"
  149. "* bssid = %pM\n",
  150. (new_assoc ? "" : "out"),
  151. le16_to_cpu(priv->staging_rxon.channel),
  152. priv->staging_rxon.bssid_addr);
  153. iwl_set_rxon_hwcrypto(priv, !priv->cfg->mod_params->sw_crypto);
  154. /* Apply the new configuration
  155. * RXON unassoc clears the station table in uCode so restoration of
  156. * stations is needed after it (the RXON command) completes
  157. */
  158. if (!new_assoc) {
  159. ret = iwl_send_cmd_pdu(priv, REPLY_RXON,
  160. sizeof(struct iwl_rxon_cmd), &priv->staging_rxon);
  161. if (ret) {
  162. IWL_ERR(priv, "Error setting new RXON (%d)\n", ret);
  163. return ret;
  164. }
  165. IWL_DEBUG_INFO(priv, "Return from !new_assoc RXON.\n");
  166. memcpy(active_rxon, &priv->staging_rxon, sizeof(*active_rxon));
  167. iwl_clear_ucode_stations(priv, false);
  168. iwl_restore_stations(priv);
  169. ret = iwl_restore_default_wep_keys(priv);
  170. if (ret) {
  171. IWL_ERR(priv, "Failed to restore WEP keys (%d)\n", ret);
  172. return ret;
  173. }
  174. }
  175. priv->start_calib = 0;
  176. if (new_assoc) {
  177. /*
  178. * allow CTS-to-self if possible for new association.
  179. * this is relevant only for 5000 series and up,
  180. * but will not damage 4965
  181. */
  182. priv->staging_rxon.flags |= RXON_FLG_SELF_CTS_EN;
  183. /* Apply the new configuration
  184. * RXON assoc doesn't clear the station table in uCode,
  185. */
  186. ret = iwl_send_cmd_pdu(priv, REPLY_RXON,
  187. sizeof(struct iwl_rxon_cmd), &priv->staging_rxon);
  188. if (ret) {
  189. IWL_ERR(priv, "Error setting new RXON (%d)\n", ret);
  190. return ret;
  191. }
  192. memcpy(active_rxon, &priv->staging_rxon, sizeof(*active_rxon));
  193. }
  194. iwl_print_rx_config_cmd(priv);
  195. iwl_init_sensitivity(priv);
  196. /* If we issue a new RXON command which required a tune then we must
  197. * send a new TXPOWER command or we won't be able to Tx any frames */
  198. ret = iwl_set_tx_power(priv, priv->tx_power_user_lmt, true);
  199. if (ret) {
  200. IWL_ERR(priv, "Error sending TX power (%d)\n", ret);
  201. return ret;
  202. }
  203. return 0;
  204. }
  205. void iwl_update_chain_flags(struct iwl_priv *priv)
  206. {
  207. if (priv->cfg->ops->hcmd->set_rxon_chain)
  208. priv->cfg->ops->hcmd->set_rxon_chain(priv);
  209. iwlcore_commit_rxon(priv);
  210. }
  211. static void iwl_clear_free_frames(struct iwl_priv *priv)
  212. {
  213. struct list_head *element;
  214. IWL_DEBUG_INFO(priv, "%d frames on pre-allocated heap on clear.\n",
  215. priv->frames_count);
  216. while (!list_empty(&priv->free_frames)) {
  217. element = priv->free_frames.next;
  218. list_del(element);
  219. kfree(list_entry(element, struct iwl_frame, list));
  220. priv->frames_count--;
  221. }
  222. if (priv->frames_count) {
  223. IWL_WARN(priv, "%d frames still in use. Did we lose one?\n",
  224. priv->frames_count);
  225. priv->frames_count = 0;
  226. }
  227. }
  228. static struct iwl_frame *iwl_get_free_frame(struct iwl_priv *priv)
  229. {
  230. struct iwl_frame *frame;
  231. struct list_head *element;
  232. if (list_empty(&priv->free_frames)) {
  233. frame = kzalloc(sizeof(*frame), GFP_KERNEL);
  234. if (!frame) {
  235. IWL_ERR(priv, "Could not allocate frame!\n");
  236. return NULL;
  237. }
  238. priv->frames_count++;
  239. return frame;
  240. }
  241. element = priv->free_frames.next;
  242. list_del(element);
  243. return list_entry(element, struct iwl_frame, list);
  244. }
  245. static void iwl_free_frame(struct iwl_priv *priv, struct iwl_frame *frame)
  246. {
  247. memset(frame, 0, sizeof(*frame));
  248. list_add(&frame->list, &priv->free_frames);
  249. }
  250. static u32 iwl_fill_beacon_frame(struct iwl_priv *priv,
  251. struct ieee80211_hdr *hdr,
  252. int left)
  253. {
  254. if (!iwl_is_associated(priv) || !priv->ibss_beacon ||
  255. ((priv->iw_mode != NL80211_IFTYPE_ADHOC) &&
  256. (priv->iw_mode != NL80211_IFTYPE_AP)))
  257. return 0;
  258. if (priv->ibss_beacon->len > left)
  259. return 0;
  260. memcpy(hdr, priv->ibss_beacon->data, priv->ibss_beacon->len);
  261. return priv->ibss_beacon->len;
  262. }
  263. /* Parse the beacon frame to find the TIM element and set tim_idx & tim_size */
  264. static void iwl_set_beacon_tim(struct iwl_priv *priv,
  265. struct iwl_tx_beacon_cmd *tx_beacon_cmd,
  266. u8 *beacon, u32 frame_size)
  267. {
  268. u16 tim_idx;
  269. struct ieee80211_mgmt *mgmt = (struct ieee80211_mgmt *)beacon;
  270. /*
  271. * The index is relative to frame start but we start looking at the
  272. * variable-length part of the beacon.
  273. */
  274. tim_idx = mgmt->u.beacon.variable - beacon;
  275. /* Parse variable-length elements of beacon to find WLAN_EID_TIM */
  276. while ((tim_idx < (frame_size - 2)) &&
  277. (beacon[tim_idx] != WLAN_EID_TIM))
  278. tim_idx += beacon[tim_idx+1] + 2;
  279. /* If TIM field was found, set variables */
  280. if ((tim_idx < (frame_size - 1)) && (beacon[tim_idx] == WLAN_EID_TIM)) {
  281. tx_beacon_cmd->tim_idx = cpu_to_le16(tim_idx);
  282. tx_beacon_cmd->tim_size = beacon[tim_idx+1];
  283. } else
  284. IWL_WARN(priv, "Unable to find TIM Element in beacon\n");
  285. }
  286. static unsigned int iwl_hw_get_beacon_cmd(struct iwl_priv *priv,
  287. struct iwl_frame *frame)
  288. {
  289. struct iwl_tx_beacon_cmd *tx_beacon_cmd;
  290. u32 frame_size;
  291. u32 rate_flags;
  292. u32 rate;
  293. /*
  294. * We have to set up the TX command, the TX Beacon command, and the
  295. * beacon contents.
  296. */
  297. /* Initialize memory */
  298. tx_beacon_cmd = &frame->u.beacon;
  299. memset(tx_beacon_cmd, 0, sizeof(*tx_beacon_cmd));
  300. /* Set up TX beacon contents */
  301. frame_size = iwl_fill_beacon_frame(priv, tx_beacon_cmd->frame,
  302. sizeof(frame->u) - sizeof(*tx_beacon_cmd));
  303. if (WARN_ON_ONCE(frame_size > MAX_MPDU_SIZE))
  304. return 0;
  305. /* Set up TX command fields */
  306. tx_beacon_cmd->tx.len = cpu_to_le16((u16)frame_size);
  307. tx_beacon_cmd->tx.sta_id = priv->hw_params.bcast_sta_id;
  308. tx_beacon_cmd->tx.stop_time.life_time = TX_CMD_LIFE_TIME_INFINITE;
  309. tx_beacon_cmd->tx.tx_flags = TX_CMD_FLG_SEQ_CTL_MSK |
  310. TX_CMD_FLG_TSF_MSK | TX_CMD_FLG_STA_RATE_MSK;
  311. /* Set up TX beacon command fields */
  312. iwl_set_beacon_tim(priv, tx_beacon_cmd, (u8 *)tx_beacon_cmd->frame,
  313. frame_size);
  314. /* Set up packet rate and flags */
  315. rate = iwl_rate_get_lowest_plcp(priv);
  316. priv->mgmt_tx_ant = iwl_toggle_tx_ant(priv, priv->mgmt_tx_ant);
  317. rate_flags = iwl_ant_idx_to_flags(priv->mgmt_tx_ant);
  318. if ((rate >= IWL_FIRST_CCK_RATE) && (rate <= IWL_LAST_CCK_RATE))
  319. rate_flags |= RATE_MCS_CCK_MSK;
  320. tx_beacon_cmd->tx.rate_n_flags = iwl_hw_set_rate_n_flags(rate,
  321. rate_flags);
  322. return sizeof(*tx_beacon_cmd) + frame_size;
  323. }
  324. static int iwl_send_beacon_cmd(struct iwl_priv *priv)
  325. {
  326. struct iwl_frame *frame;
  327. unsigned int frame_size;
  328. int rc;
  329. frame = iwl_get_free_frame(priv);
  330. if (!frame) {
  331. IWL_ERR(priv, "Could not obtain free frame buffer for beacon "
  332. "command.\n");
  333. return -ENOMEM;
  334. }
  335. frame_size = iwl_hw_get_beacon_cmd(priv, frame);
  336. if (!frame_size) {
  337. IWL_ERR(priv, "Error configuring the beacon command\n");
  338. iwl_free_frame(priv, frame);
  339. return -EINVAL;
  340. }
  341. rc = iwl_send_cmd_pdu(priv, REPLY_TX_BEACON, frame_size,
  342. &frame->u.cmd[0]);
  343. iwl_free_frame(priv, frame);
  344. return rc;
  345. }
  346. static inline dma_addr_t iwl_tfd_tb_get_addr(struct iwl_tfd *tfd, u8 idx)
  347. {
  348. struct iwl_tfd_tb *tb = &tfd->tbs[idx];
  349. dma_addr_t addr = get_unaligned_le32(&tb->lo);
  350. if (sizeof(dma_addr_t) > sizeof(u32))
  351. addr |=
  352. ((dma_addr_t)(le16_to_cpu(tb->hi_n_len) & 0xF) << 16) << 16;
  353. return addr;
  354. }
  355. static inline u16 iwl_tfd_tb_get_len(struct iwl_tfd *tfd, u8 idx)
  356. {
  357. struct iwl_tfd_tb *tb = &tfd->tbs[idx];
  358. return le16_to_cpu(tb->hi_n_len) >> 4;
  359. }
  360. static inline void iwl_tfd_set_tb(struct iwl_tfd *tfd, u8 idx,
  361. dma_addr_t addr, u16 len)
  362. {
  363. struct iwl_tfd_tb *tb = &tfd->tbs[idx];
  364. u16 hi_n_len = len << 4;
  365. put_unaligned_le32(addr, &tb->lo);
  366. if (sizeof(dma_addr_t) > sizeof(u32))
  367. hi_n_len |= ((addr >> 16) >> 16) & 0xF;
  368. tb->hi_n_len = cpu_to_le16(hi_n_len);
  369. tfd->num_tbs = idx + 1;
  370. }
  371. static inline u8 iwl_tfd_get_num_tbs(struct iwl_tfd *tfd)
  372. {
  373. return tfd->num_tbs & 0x1f;
  374. }
  375. /**
  376. * iwl_hw_txq_free_tfd - Free all chunks referenced by TFD [txq->q.read_ptr]
  377. * @priv - driver private data
  378. * @txq - tx queue
  379. *
  380. * Does NOT advance any TFD circular buffer read/write indexes
  381. * Does NOT free the TFD itself (which is within circular buffer)
  382. */
  383. void iwl_hw_txq_free_tfd(struct iwl_priv *priv, struct iwl_tx_queue *txq)
  384. {
  385. struct iwl_tfd *tfd_tmp = (struct iwl_tfd *)txq->tfds;
  386. struct iwl_tfd *tfd;
  387. struct pci_dev *dev = priv->pci_dev;
  388. int index = txq->q.read_ptr;
  389. int i;
  390. int num_tbs;
  391. tfd = &tfd_tmp[index];
  392. /* Sanity check on number of chunks */
  393. num_tbs = iwl_tfd_get_num_tbs(tfd);
  394. if (num_tbs >= IWL_NUM_OF_TBS) {
  395. IWL_ERR(priv, "Too many chunks: %i\n", num_tbs);
  396. /* @todo issue fatal error, it is quite serious situation */
  397. return;
  398. }
  399. /* Unmap tx_cmd */
  400. if (num_tbs)
  401. pci_unmap_single(dev,
  402. pci_unmap_addr(&txq->meta[index], mapping),
  403. pci_unmap_len(&txq->meta[index], len),
  404. PCI_DMA_BIDIRECTIONAL);
  405. /* Unmap chunks, if any. */
  406. for (i = 1; i < num_tbs; i++) {
  407. pci_unmap_single(dev, iwl_tfd_tb_get_addr(tfd, i),
  408. iwl_tfd_tb_get_len(tfd, i), PCI_DMA_TODEVICE);
  409. if (txq->txb) {
  410. dev_kfree_skb(txq->txb[txq->q.read_ptr].skb[i - 1]);
  411. txq->txb[txq->q.read_ptr].skb[i - 1] = NULL;
  412. }
  413. }
  414. }
  415. int iwl_hw_txq_attach_buf_to_tfd(struct iwl_priv *priv,
  416. struct iwl_tx_queue *txq,
  417. dma_addr_t addr, u16 len,
  418. u8 reset, u8 pad)
  419. {
  420. struct iwl_queue *q;
  421. struct iwl_tfd *tfd, *tfd_tmp;
  422. u32 num_tbs;
  423. q = &txq->q;
  424. tfd_tmp = (struct iwl_tfd *)txq->tfds;
  425. tfd = &tfd_tmp[q->write_ptr];
  426. if (reset)
  427. memset(tfd, 0, sizeof(*tfd));
  428. num_tbs = iwl_tfd_get_num_tbs(tfd);
  429. /* Each TFD can point to a maximum 20 Tx buffers */
  430. if (num_tbs >= IWL_NUM_OF_TBS) {
  431. IWL_ERR(priv, "Error can not send more than %d chunks\n",
  432. IWL_NUM_OF_TBS);
  433. return -EINVAL;
  434. }
  435. BUG_ON(addr & ~DMA_BIT_MASK(36));
  436. if (unlikely(addr & ~IWL_TX_DMA_MASK))
  437. IWL_ERR(priv, "Unaligned address = %llx\n",
  438. (unsigned long long)addr);
  439. iwl_tfd_set_tb(tfd, num_tbs, addr, len);
  440. return 0;
  441. }
  442. /*
  443. * Tell nic where to find circular buffer of Tx Frame Descriptors for
  444. * given Tx queue, and enable the DMA channel used for that queue.
  445. *
  446. * 4965 supports up to 16 Tx queues in DRAM, mapped to up to 8 Tx DMA
  447. * channels supported in hardware.
  448. */
  449. int iwl_hw_tx_queue_init(struct iwl_priv *priv,
  450. struct iwl_tx_queue *txq)
  451. {
  452. int txq_id = txq->q.id;
  453. /* Circular buffer (TFD queue in DRAM) physical base address */
  454. iwl_write_direct32(priv, FH_MEM_CBBC_QUEUE(txq_id),
  455. txq->q.dma_addr >> 8);
  456. return 0;
  457. }
  458. /******************************************************************************
  459. *
  460. * Generic RX handler implementations
  461. *
  462. ******************************************************************************/
  463. static void iwl_rx_reply_alive(struct iwl_priv *priv,
  464. struct iwl_rx_mem_buffer *rxb)
  465. {
  466. struct iwl_rx_packet *pkt = rxb_addr(rxb);
  467. struct iwl_alive_resp *palive;
  468. struct delayed_work *pwork;
  469. palive = &pkt->u.alive_frame;
  470. IWL_DEBUG_INFO(priv, "Alive ucode status 0x%08X revision "
  471. "0x%01X 0x%01X\n",
  472. palive->is_valid, palive->ver_type,
  473. palive->ver_subtype);
  474. if (palive->ver_subtype == INITIALIZE_SUBTYPE) {
  475. IWL_DEBUG_INFO(priv, "Initialization Alive received.\n");
  476. memcpy(&priv->card_alive_init,
  477. &pkt->u.alive_frame,
  478. sizeof(struct iwl_init_alive_resp));
  479. pwork = &priv->init_alive_start;
  480. } else {
  481. IWL_DEBUG_INFO(priv, "Runtime Alive received.\n");
  482. memcpy(&priv->card_alive, &pkt->u.alive_frame,
  483. sizeof(struct iwl_alive_resp));
  484. pwork = &priv->alive_start;
  485. }
  486. /* We delay the ALIVE response by 5ms to
  487. * give the HW RF Kill time to activate... */
  488. if (palive->is_valid == UCODE_VALID_OK)
  489. queue_delayed_work(priv->workqueue, pwork,
  490. msecs_to_jiffies(5));
  491. else
  492. IWL_WARN(priv, "uCode did not respond OK.\n");
  493. }
  494. static void iwl_bg_beacon_update(struct work_struct *work)
  495. {
  496. struct iwl_priv *priv =
  497. container_of(work, struct iwl_priv, beacon_update);
  498. struct sk_buff *beacon;
  499. /* Pull updated AP beacon from mac80211. will fail if not in AP mode */
  500. beacon = ieee80211_beacon_get(priv->hw, priv->vif);
  501. if (!beacon) {
  502. IWL_ERR(priv, "update beacon failed\n");
  503. return;
  504. }
  505. mutex_lock(&priv->mutex);
  506. /* new beacon skb is allocated every time; dispose previous.*/
  507. if (priv->ibss_beacon)
  508. dev_kfree_skb(priv->ibss_beacon);
  509. priv->ibss_beacon = beacon;
  510. mutex_unlock(&priv->mutex);
  511. iwl_send_beacon_cmd(priv);
  512. }
  513. /**
  514. * iwl_bg_statistics_periodic - Timer callback to queue statistics
  515. *
  516. * This callback is provided in order to send a statistics request.
  517. *
  518. * This timer function is continually reset to execute within
  519. * REG_RECALIB_PERIOD seconds since the last STATISTICS_NOTIFICATION
  520. * was received. We need to ensure we receive the statistics in order
  521. * to update the temperature used for calibrating the TXPOWER.
  522. */
  523. static void iwl_bg_statistics_periodic(unsigned long data)
  524. {
  525. struct iwl_priv *priv = (struct iwl_priv *)data;
  526. if (test_bit(STATUS_EXIT_PENDING, &priv->status))
  527. return;
  528. /* dont send host command if rf-kill is on */
  529. if (!iwl_is_ready_rf(priv))
  530. return;
  531. iwl_send_statistics_request(priv, CMD_ASYNC, false);
  532. }
  533. static void iwl_print_cont_event_trace(struct iwl_priv *priv, u32 base,
  534. u32 start_idx, u32 num_events,
  535. u32 mode)
  536. {
  537. u32 i;
  538. u32 ptr; /* SRAM byte address of log data */
  539. u32 ev, time, data; /* event log data */
  540. unsigned long reg_flags;
  541. if (mode == 0)
  542. ptr = base + (4 * sizeof(u32)) + (start_idx * 2 * sizeof(u32));
  543. else
  544. ptr = base + (4 * sizeof(u32)) + (start_idx * 3 * sizeof(u32));
  545. /* Make sure device is powered up for SRAM reads */
  546. spin_lock_irqsave(&priv->reg_lock, reg_flags);
  547. if (iwl_grab_nic_access(priv)) {
  548. spin_unlock_irqrestore(&priv->reg_lock, reg_flags);
  549. return;
  550. }
  551. /* Set starting address; reads will auto-increment */
  552. _iwl_write_direct32(priv, HBUS_TARG_MEM_RADDR, ptr);
  553. rmb();
  554. /*
  555. * "time" is actually "data" for mode 0 (no timestamp).
  556. * place event id # at far right for easier visual parsing.
  557. */
  558. for (i = 0; i < num_events; i++) {
  559. ev = _iwl_read_direct32(priv, HBUS_TARG_MEM_RDAT);
  560. time = _iwl_read_direct32(priv, HBUS_TARG_MEM_RDAT);
  561. if (mode == 0) {
  562. trace_iwlwifi_dev_ucode_cont_event(priv,
  563. 0, time, ev);
  564. } else {
  565. data = _iwl_read_direct32(priv, HBUS_TARG_MEM_RDAT);
  566. trace_iwlwifi_dev_ucode_cont_event(priv,
  567. time, data, ev);
  568. }
  569. }
  570. /* Allow device to power down */
  571. iwl_release_nic_access(priv);
  572. spin_unlock_irqrestore(&priv->reg_lock, reg_flags);
  573. }
  574. static void iwl_continuous_event_trace(struct iwl_priv *priv)
  575. {
  576. u32 capacity; /* event log capacity in # entries */
  577. u32 base; /* SRAM byte address of event log header */
  578. u32 mode; /* 0 - no timestamp, 1 - timestamp recorded */
  579. u32 num_wraps; /* # times uCode wrapped to top of log */
  580. u32 next_entry; /* index of next entry to be written by uCode */
  581. if (priv->ucode_type == UCODE_INIT)
  582. base = le32_to_cpu(priv->card_alive_init.error_event_table_ptr);
  583. else
  584. base = le32_to_cpu(priv->card_alive.log_event_table_ptr);
  585. if (priv->cfg->ops->lib->is_valid_rtc_data_addr(base)) {
  586. capacity = iwl_read_targ_mem(priv, base);
  587. num_wraps = iwl_read_targ_mem(priv, base + (2 * sizeof(u32)));
  588. mode = iwl_read_targ_mem(priv, base + (1 * sizeof(u32)));
  589. next_entry = iwl_read_targ_mem(priv, base + (3 * sizeof(u32)));
  590. } else
  591. return;
  592. if (num_wraps == priv->event_log.num_wraps) {
  593. iwl_print_cont_event_trace(priv,
  594. base, priv->event_log.next_entry,
  595. next_entry - priv->event_log.next_entry,
  596. mode);
  597. priv->event_log.non_wraps_count++;
  598. } else {
  599. if ((num_wraps - priv->event_log.num_wraps) > 1)
  600. priv->event_log.wraps_more_count++;
  601. else
  602. priv->event_log.wraps_once_count++;
  603. trace_iwlwifi_dev_ucode_wrap_event(priv,
  604. num_wraps - priv->event_log.num_wraps,
  605. next_entry, priv->event_log.next_entry);
  606. if (next_entry < priv->event_log.next_entry) {
  607. iwl_print_cont_event_trace(priv, base,
  608. priv->event_log.next_entry,
  609. capacity - priv->event_log.next_entry,
  610. mode);
  611. iwl_print_cont_event_trace(priv, base, 0,
  612. next_entry, mode);
  613. } else {
  614. iwl_print_cont_event_trace(priv, base,
  615. next_entry, capacity - next_entry,
  616. mode);
  617. iwl_print_cont_event_trace(priv, base, 0,
  618. next_entry, mode);
  619. }
  620. }
  621. priv->event_log.num_wraps = num_wraps;
  622. priv->event_log.next_entry = next_entry;
  623. }
  624. /**
  625. * iwl_bg_ucode_trace - Timer callback to log ucode event
  626. *
  627. * The timer is continually set to execute every
  628. * UCODE_TRACE_PERIOD milliseconds after the last timer expired
  629. * this function is to perform continuous uCode event logging operation
  630. * if enabled
  631. */
  632. static void iwl_bg_ucode_trace(unsigned long data)
  633. {
  634. struct iwl_priv *priv = (struct iwl_priv *)data;
  635. if (test_bit(STATUS_EXIT_PENDING, &priv->status))
  636. return;
  637. if (priv->event_log.ucode_trace) {
  638. iwl_continuous_event_trace(priv);
  639. /* Reschedule the timer to occur in UCODE_TRACE_PERIOD */
  640. mod_timer(&priv->ucode_trace,
  641. jiffies + msecs_to_jiffies(UCODE_TRACE_PERIOD));
  642. }
  643. }
  644. static void iwl_rx_beacon_notif(struct iwl_priv *priv,
  645. struct iwl_rx_mem_buffer *rxb)
  646. {
  647. #ifdef CONFIG_IWLWIFI_DEBUG
  648. struct iwl_rx_packet *pkt = rxb_addr(rxb);
  649. struct iwl4965_beacon_notif *beacon =
  650. (struct iwl4965_beacon_notif *)pkt->u.raw;
  651. u8 rate = iwl_hw_get_rate(beacon->beacon_notify_hdr.rate_n_flags);
  652. IWL_DEBUG_RX(priv, "beacon status %x retries %d iss %d "
  653. "tsf %d %d rate %d\n",
  654. le32_to_cpu(beacon->beacon_notify_hdr.u.status) & TX_STATUS_MSK,
  655. beacon->beacon_notify_hdr.failure_frame,
  656. le32_to_cpu(beacon->ibss_mgr_status),
  657. le32_to_cpu(beacon->high_tsf),
  658. le32_to_cpu(beacon->low_tsf), rate);
  659. #endif
  660. if ((priv->iw_mode == NL80211_IFTYPE_AP) &&
  661. (!test_bit(STATUS_EXIT_PENDING, &priv->status)))
  662. queue_work(priv->workqueue, &priv->beacon_update);
  663. }
  664. /* Handle notification from uCode that card's power state is changing
  665. * due to software, hardware, or critical temperature RFKILL */
  666. static void iwl_rx_card_state_notif(struct iwl_priv *priv,
  667. struct iwl_rx_mem_buffer *rxb)
  668. {
  669. struct iwl_rx_packet *pkt = rxb_addr(rxb);
  670. u32 flags = le32_to_cpu(pkt->u.card_state_notif.flags);
  671. unsigned long status = priv->status;
  672. IWL_DEBUG_RF_KILL(priv, "Card state received: HW:%s SW:%s CT:%s\n",
  673. (flags & HW_CARD_DISABLED) ? "Kill" : "On",
  674. (flags & SW_CARD_DISABLED) ? "Kill" : "On",
  675. (flags & CT_CARD_DISABLED) ?
  676. "Reached" : "Not reached");
  677. if (flags & (SW_CARD_DISABLED | HW_CARD_DISABLED |
  678. CT_CARD_DISABLED)) {
  679. iwl_write32(priv, CSR_UCODE_DRV_GP1_SET,
  680. CSR_UCODE_DRV_GP1_BIT_CMD_BLOCKED);
  681. iwl_write_direct32(priv, HBUS_TARG_MBX_C,
  682. HBUS_TARG_MBX_C_REG_BIT_CMD_BLOCKED);
  683. if (!(flags & RXON_CARD_DISABLED)) {
  684. iwl_write32(priv, CSR_UCODE_DRV_GP1_CLR,
  685. CSR_UCODE_DRV_GP1_BIT_CMD_BLOCKED);
  686. iwl_write_direct32(priv, HBUS_TARG_MBX_C,
  687. HBUS_TARG_MBX_C_REG_BIT_CMD_BLOCKED);
  688. }
  689. if (flags & CT_CARD_DISABLED)
  690. iwl_tt_enter_ct_kill(priv);
  691. }
  692. if (!(flags & CT_CARD_DISABLED))
  693. iwl_tt_exit_ct_kill(priv);
  694. if (flags & HW_CARD_DISABLED)
  695. set_bit(STATUS_RF_KILL_HW, &priv->status);
  696. else
  697. clear_bit(STATUS_RF_KILL_HW, &priv->status);
  698. if (!(flags & RXON_CARD_DISABLED))
  699. iwl_scan_cancel(priv);
  700. if ((test_bit(STATUS_RF_KILL_HW, &status) !=
  701. test_bit(STATUS_RF_KILL_HW, &priv->status)))
  702. wiphy_rfkill_set_hw_state(priv->hw->wiphy,
  703. test_bit(STATUS_RF_KILL_HW, &priv->status));
  704. else
  705. wake_up_interruptible(&priv->wait_command_queue);
  706. }
  707. int iwl_set_pwr_src(struct iwl_priv *priv, enum iwl_pwr_src src)
  708. {
  709. if (src == IWL_PWR_SRC_VAUX) {
  710. if (pci_pme_capable(priv->pci_dev, PCI_D3cold))
  711. iwl_set_bits_mask_prph(priv, APMG_PS_CTRL_REG,
  712. APMG_PS_CTRL_VAL_PWR_SRC_VAUX,
  713. ~APMG_PS_CTRL_MSK_PWR_SRC);
  714. } else {
  715. iwl_set_bits_mask_prph(priv, APMG_PS_CTRL_REG,
  716. APMG_PS_CTRL_VAL_PWR_SRC_VMAIN,
  717. ~APMG_PS_CTRL_MSK_PWR_SRC);
  718. }
  719. return 0;
  720. }
  721. /**
  722. * iwl_setup_rx_handlers - Initialize Rx handler callbacks
  723. *
  724. * Setup the RX handlers for each of the reply types sent from the uCode
  725. * to the host.
  726. *
  727. * This function chains into the hardware specific files for them to setup
  728. * any hardware specific handlers as well.
  729. */
  730. static void iwl_setup_rx_handlers(struct iwl_priv *priv)
  731. {
  732. priv->rx_handlers[REPLY_ALIVE] = iwl_rx_reply_alive;
  733. priv->rx_handlers[REPLY_ERROR] = iwl_rx_reply_error;
  734. priv->rx_handlers[CHANNEL_SWITCH_NOTIFICATION] = iwl_rx_csa;
  735. priv->rx_handlers[SPECTRUM_MEASURE_NOTIFICATION] =
  736. iwl_rx_spectrum_measure_notif;
  737. priv->rx_handlers[PM_SLEEP_NOTIFICATION] = iwl_rx_pm_sleep_notif;
  738. priv->rx_handlers[PM_DEBUG_STATISTIC_NOTIFIC] =
  739. iwl_rx_pm_debug_statistics_notif;
  740. priv->rx_handlers[BEACON_NOTIFICATION] = iwl_rx_beacon_notif;
  741. /*
  742. * The same handler is used for both the REPLY to a discrete
  743. * statistics request from the host as well as for the periodic
  744. * statistics notifications (after received beacons) from the uCode.
  745. */
  746. priv->rx_handlers[REPLY_STATISTICS_CMD] = iwl_reply_statistics;
  747. priv->rx_handlers[STATISTICS_NOTIFICATION] = iwl_rx_statistics;
  748. iwl_setup_rx_scan_handlers(priv);
  749. /* status change handler */
  750. priv->rx_handlers[CARD_STATE_NOTIFICATION] = iwl_rx_card_state_notif;
  751. priv->rx_handlers[MISSED_BEACONS_NOTIFICATION] =
  752. iwl_rx_missed_beacon_notif;
  753. /* Rx handlers */
  754. priv->rx_handlers[REPLY_RX_PHY_CMD] = iwlagn_rx_reply_rx_phy;
  755. priv->rx_handlers[REPLY_RX_MPDU_CMD] = iwlagn_rx_reply_rx;
  756. /* block ack */
  757. priv->rx_handlers[REPLY_COMPRESSED_BA] = iwlagn_rx_reply_compressed_ba;
  758. /* Set up hardware specific Rx handlers */
  759. priv->cfg->ops->lib->rx_handler_setup(priv);
  760. }
  761. /**
  762. * iwl_rx_handle - Main entry function for receiving responses from uCode
  763. *
  764. * Uses the priv->rx_handlers callback function array to invoke
  765. * the appropriate handlers, including command responses,
  766. * frame-received notifications, and other notifications.
  767. */
  768. void iwl_rx_handle(struct iwl_priv *priv)
  769. {
  770. struct iwl_rx_mem_buffer *rxb;
  771. struct iwl_rx_packet *pkt;
  772. struct iwl_rx_queue *rxq = &priv->rxq;
  773. u32 r, i;
  774. int reclaim;
  775. unsigned long flags;
  776. u8 fill_rx = 0;
  777. u32 count = 8;
  778. int total_empty;
  779. /* uCode's read index (stored in shared DRAM) indicates the last Rx
  780. * buffer that the driver may process (last buffer filled by ucode). */
  781. r = le16_to_cpu(rxq->rb_stts->closed_rb_num) & 0x0FFF;
  782. i = rxq->read;
  783. /* Rx interrupt, but nothing sent from uCode */
  784. if (i == r)
  785. IWL_DEBUG_RX(priv, "r = %d, i = %d\n", r, i);
  786. /* calculate total frames need to be restock after handling RX */
  787. total_empty = r - rxq->write_actual;
  788. if (total_empty < 0)
  789. total_empty += RX_QUEUE_SIZE;
  790. if (total_empty > (RX_QUEUE_SIZE / 2))
  791. fill_rx = 1;
  792. while (i != r) {
  793. rxb = rxq->queue[i];
  794. /* If an RXB doesn't have a Rx queue slot associated with it,
  795. * then a bug has been introduced in the queue refilling
  796. * routines -- catch it here */
  797. BUG_ON(rxb == NULL);
  798. rxq->queue[i] = NULL;
  799. pci_unmap_page(priv->pci_dev, rxb->page_dma,
  800. PAGE_SIZE << priv->hw_params.rx_page_order,
  801. PCI_DMA_FROMDEVICE);
  802. pkt = rxb_addr(rxb);
  803. trace_iwlwifi_dev_rx(priv, pkt,
  804. le32_to_cpu(pkt->len_n_flags) & FH_RSCSR_FRAME_SIZE_MSK);
  805. /* Reclaim a command buffer only if this packet is a response
  806. * to a (driver-originated) command.
  807. * If the packet (e.g. Rx frame) originated from uCode,
  808. * there is no command buffer to reclaim.
  809. * Ucode should set SEQ_RX_FRAME bit if ucode-originated,
  810. * but apparently a few don't get set; catch them here. */
  811. reclaim = !(pkt->hdr.sequence & SEQ_RX_FRAME) &&
  812. (pkt->hdr.cmd != REPLY_RX_PHY_CMD) &&
  813. (pkt->hdr.cmd != REPLY_RX) &&
  814. (pkt->hdr.cmd != REPLY_RX_MPDU_CMD) &&
  815. (pkt->hdr.cmd != REPLY_COMPRESSED_BA) &&
  816. (pkt->hdr.cmd != STATISTICS_NOTIFICATION) &&
  817. (pkt->hdr.cmd != REPLY_TX);
  818. /* Based on type of command response or notification,
  819. * handle those that need handling via function in
  820. * rx_handlers table. See iwl_setup_rx_handlers() */
  821. if (priv->rx_handlers[pkt->hdr.cmd]) {
  822. IWL_DEBUG_RX(priv, "r = %d, i = %d, %s, 0x%02x\n", r,
  823. i, get_cmd_string(pkt->hdr.cmd), pkt->hdr.cmd);
  824. priv->isr_stats.rx_handlers[pkt->hdr.cmd]++;
  825. priv->rx_handlers[pkt->hdr.cmd] (priv, rxb);
  826. } else {
  827. /* No handling needed */
  828. IWL_DEBUG_RX(priv,
  829. "r %d i %d No handler needed for %s, 0x%02x\n",
  830. r, i, get_cmd_string(pkt->hdr.cmd),
  831. pkt->hdr.cmd);
  832. }
  833. /*
  834. * XXX: After here, we should always check rxb->page
  835. * against NULL before touching it or its virtual
  836. * memory (pkt). Because some rx_handler might have
  837. * already taken or freed the pages.
  838. */
  839. if (reclaim) {
  840. /* Invoke any callbacks, transfer the buffer to caller,
  841. * and fire off the (possibly) blocking iwl_send_cmd()
  842. * as we reclaim the driver command queue */
  843. if (rxb->page)
  844. iwl_tx_cmd_complete(priv, rxb);
  845. else
  846. IWL_WARN(priv, "Claim null rxb?\n");
  847. }
  848. /* Reuse the page if possible. For notification packets and
  849. * SKBs that fail to Rx correctly, add them back into the
  850. * rx_free list for reuse later. */
  851. spin_lock_irqsave(&rxq->lock, flags);
  852. if (rxb->page != NULL) {
  853. rxb->page_dma = pci_map_page(priv->pci_dev, rxb->page,
  854. 0, PAGE_SIZE << priv->hw_params.rx_page_order,
  855. PCI_DMA_FROMDEVICE);
  856. list_add_tail(&rxb->list, &rxq->rx_free);
  857. rxq->free_count++;
  858. } else
  859. list_add_tail(&rxb->list, &rxq->rx_used);
  860. spin_unlock_irqrestore(&rxq->lock, flags);
  861. i = (i + 1) & RX_QUEUE_MASK;
  862. /* If there are a lot of unused frames,
  863. * restock the Rx queue so ucode wont assert. */
  864. if (fill_rx) {
  865. count++;
  866. if (count >= 8) {
  867. rxq->read = i;
  868. iwlagn_rx_replenish_now(priv);
  869. count = 0;
  870. }
  871. }
  872. }
  873. /* Backtrack one entry */
  874. rxq->read = i;
  875. if (fill_rx)
  876. iwlagn_rx_replenish_now(priv);
  877. else
  878. iwlagn_rx_queue_restock(priv);
  879. }
  880. /* call this function to flush any scheduled tasklet */
  881. static inline void iwl_synchronize_irq(struct iwl_priv *priv)
  882. {
  883. /* wait to make sure we flush pending tasklet*/
  884. synchronize_irq(priv->pci_dev->irq);
  885. tasklet_kill(&priv->irq_tasklet);
  886. }
  887. static void iwl_irq_tasklet_legacy(struct iwl_priv *priv)
  888. {
  889. u32 inta, handled = 0;
  890. u32 inta_fh;
  891. unsigned long flags;
  892. u32 i;
  893. #ifdef CONFIG_IWLWIFI_DEBUG
  894. u32 inta_mask;
  895. #endif
  896. spin_lock_irqsave(&priv->lock, flags);
  897. /* Ack/clear/reset pending uCode interrupts.
  898. * Note: Some bits in CSR_INT are "OR" of bits in CSR_FH_INT_STATUS,
  899. * and will clear only when CSR_FH_INT_STATUS gets cleared. */
  900. inta = iwl_read32(priv, CSR_INT);
  901. iwl_write32(priv, CSR_INT, inta);
  902. /* Ack/clear/reset pending flow-handler (DMA) interrupts.
  903. * Any new interrupts that happen after this, either while we're
  904. * in this tasklet, or later, will show up in next ISR/tasklet. */
  905. inta_fh = iwl_read32(priv, CSR_FH_INT_STATUS);
  906. iwl_write32(priv, CSR_FH_INT_STATUS, inta_fh);
  907. #ifdef CONFIG_IWLWIFI_DEBUG
  908. if (iwl_get_debug_level(priv) & IWL_DL_ISR) {
  909. /* just for debug */
  910. inta_mask = iwl_read32(priv, CSR_INT_MASK);
  911. IWL_DEBUG_ISR(priv, "inta 0x%08x, enabled 0x%08x, fh 0x%08x\n",
  912. inta, inta_mask, inta_fh);
  913. }
  914. #endif
  915. spin_unlock_irqrestore(&priv->lock, flags);
  916. /* Since CSR_INT and CSR_FH_INT_STATUS reads and clears are not
  917. * atomic, make sure that inta covers all the interrupts that
  918. * we've discovered, even if FH interrupt came in just after
  919. * reading CSR_INT. */
  920. if (inta_fh & CSR49_FH_INT_RX_MASK)
  921. inta |= CSR_INT_BIT_FH_RX;
  922. if (inta_fh & CSR49_FH_INT_TX_MASK)
  923. inta |= CSR_INT_BIT_FH_TX;
  924. /* Now service all interrupt bits discovered above. */
  925. if (inta & CSR_INT_BIT_HW_ERR) {
  926. IWL_ERR(priv, "Hardware error detected. Restarting.\n");
  927. /* Tell the device to stop sending interrupts */
  928. iwl_disable_interrupts(priv);
  929. priv->isr_stats.hw++;
  930. iwl_irq_handle_error(priv);
  931. handled |= CSR_INT_BIT_HW_ERR;
  932. return;
  933. }
  934. #ifdef CONFIG_IWLWIFI_DEBUG
  935. if (iwl_get_debug_level(priv) & (IWL_DL_ISR)) {
  936. /* NIC fires this, but we don't use it, redundant with WAKEUP */
  937. if (inta & CSR_INT_BIT_SCD) {
  938. IWL_DEBUG_ISR(priv, "Scheduler finished to transmit "
  939. "the frame/frames.\n");
  940. priv->isr_stats.sch++;
  941. }
  942. /* Alive notification via Rx interrupt will do the real work */
  943. if (inta & CSR_INT_BIT_ALIVE) {
  944. IWL_DEBUG_ISR(priv, "Alive interrupt\n");
  945. priv->isr_stats.alive++;
  946. }
  947. }
  948. #endif
  949. /* Safely ignore these bits for debug checks below */
  950. inta &= ~(CSR_INT_BIT_SCD | CSR_INT_BIT_ALIVE);
  951. /* HW RF KILL switch toggled */
  952. if (inta & CSR_INT_BIT_RF_KILL) {
  953. int hw_rf_kill = 0;
  954. if (!(iwl_read32(priv, CSR_GP_CNTRL) &
  955. CSR_GP_CNTRL_REG_FLAG_HW_RF_KILL_SW))
  956. hw_rf_kill = 1;
  957. IWL_WARN(priv, "RF_KILL bit toggled to %s.\n",
  958. hw_rf_kill ? "disable radio" : "enable radio");
  959. priv->isr_stats.rfkill++;
  960. /* driver only loads ucode once setting the interface up.
  961. * the driver allows loading the ucode even if the radio
  962. * is killed. Hence update the killswitch state here. The
  963. * rfkill handler will care about restarting if needed.
  964. */
  965. if (!test_bit(STATUS_ALIVE, &priv->status)) {
  966. if (hw_rf_kill)
  967. set_bit(STATUS_RF_KILL_HW, &priv->status);
  968. else
  969. clear_bit(STATUS_RF_KILL_HW, &priv->status);
  970. wiphy_rfkill_set_hw_state(priv->hw->wiphy, hw_rf_kill);
  971. }
  972. handled |= CSR_INT_BIT_RF_KILL;
  973. }
  974. /* Chip got too hot and stopped itself */
  975. if (inta & CSR_INT_BIT_CT_KILL) {
  976. IWL_ERR(priv, "Microcode CT kill error detected.\n");
  977. priv->isr_stats.ctkill++;
  978. handled |= CSR_INT_BIT_CT_KILL;
  979. }
  980. /* Error detected by uCode */
  981. if (inta & CSR_INT_BIT_SW_ERR) {
  982. IWL_ERR(priv, "Microcode SW error detected. "
  983. " Restarting 0x%X.\n", inta);
  984. priv->isr_stats.sw++;
  985. priv->isr_stats.sw_err = inta;
  986. iwl_irq_handle_error(priv);
  987. handled |= CSR_INT_BIT_SW_ERR;
  988. }
  989. /*
  990. * uCode wakes up after power-down sleep.
  991. * Tell device about any new tx or host commands enqueued,
  992. * and about any Rx buffers made available while asleep.
  993. */
  994. if (inta & CSR_INT_BIT_WAKEUP) {
  995. IWL_DEBUG_ISR(priv, "Wakeup interrupt\n");
  996. iwl_rx_queue_update_write_ptr(priv, &priv->rxq);
  997. for (i = 0; i < priv->hw_params.max_txq_num; i++)
  998. iwl_txq_update_write_ptr(priv, &priv->txq[i]);
  999. priv->isr_stats.wakeup++;
  1000. handled |= CSR_INT_BIT_WAKEUP;
  1001. }
  1002. /* All uCode command responses, including Tx command responses,
  1003. * Rx "responses" (frame-received notification), and other
  1004. * notifications from uCode come through here*/
  1005. if (inta & (CSR_INT_BIT_FH_RX | CSR_INT_BIT_SW_RX)) {
  1006. iwl_rx_handle(priv);
  1007. priv->isr_stats.rx++;
  1008. handled |= (CSR_INT_BIT_FH_RX | CSR_INT_BIT_SW_RX);
  1009. }
  1010. /* This "Tx" DMA channel is used only for loading uCode */
  1011. if (inta & CSR_INT_BIT_FH_TX) {
  1012. IWL_DEBUG_ISR(priv, "uCode load interrupt\n");
  1013. priv->isr_stats.tx++;
  1014. handled |= CSR_INT_BIT_FH_TX;
  1015. /* Wake up uCode load routine, now that load is complete */
  1016. priv->ucode_write_complete = 1;
  1017. wake_up_interruptible(&priv->wait_command_queue);
  1018. }
  1019. if (inta & ~handled) {
  1020. IWL_ERR(priv, "Unhandled INTA bits 0x%08x\n", inta & ~handled);
  1021. priv->isr_stats.unhandled++;
  1022. }
  1023. if (inta & ~(priv->inta_mask)) {
  1024. IWL_WARN(priv, "Disabled INTA bits 0x%08x were pending\n",
  1025. inta & ~priv->inta_mask);
  1026. IWL_WARN(priv, " with FH_INT = 0x%08x\n", inta_fh);
  1027. }
  1028. /* Re-enable all interrupts */
  1029. /* only Re-enable if diabled by irq */
  1030. if (test_bit(STATUS_INT_ENABLED, &priv->status))
  1031. iwl_enable_interrupts(priv);
  1032. #ifdef CONFIG_IWLWIFI_DEBUG
  1033. if (iwl_get_debug_level(priv) & (IWL_DL_ISR)) {
  1034. inta = iwl_read32(priv, CSR_INT);
  1035. inta_mask = iwl_read32(priv, CSR_INT_MASK);
  1036. inta_fh = iwl_read32(priv, CSR_FH_INT_STATUS);
  1037. IWL_DEBUG_ISR(priv, "End inta 0x%08x, enabled 0x%08x, fh 0x%08x, "
  1038. "flags 0x%08lx\n", inta, inta_mask, inta_fh, flags);
  1039. }
  1040. #endif
  1041. }
  1042. /* tasklet for iwlagn interrupt */
  1043. static void iwl_irq_tasklet(struct iwl_priv *priv)
  1044. {
  1045. u32 inta = 0;
  1046. u32 handled = 0;
  1047. unsigned long flags;
  1048. u32 i;
  1049. #ifdef CONFIG_IWLWIFI_DEBUG
  1050. u32 inta_mask;
  1051. #endif
  1052. spin_lock_irqsave(&priv->lock, flags);
  1053. /* Ack/clear/reset pending uCode interrupts.
  1054. * Note: Some bits in CSR_INT are "OR" of bits in CSR_FH_INT_STATUS,
  1055. */
  1056. /* There is a hardware bug in the interrupt mask function that some
  1057. * interrupts (i.e. CSR_INT_BIT_SCD) can still be generated even if
  1058. * they are disabled in the CSR_INT_MASK register. Furthermore the
  1059. * ICT interrupt handling mechanism has another bug that might cause
  1060. * these unmasked interrupts fail to be detected. We workaround the
  1061. * hardware bugs here by ACKing all the possible interrupts so that
  1062. * interrupt coalescing can still be achieved.
  1063. */
  1064. iwl_write32(priv, CSR_INT, priv->_agn.inta | ~priv->inta_mask);
  1065. inta = priv->_agn.inta;
  1066. #ifdef CONFIG_IWLWIFI_DEBUG
  1067. if (iwl_get_debug_level(priv) & IWL_DL_ISR) {
  1068. /* just for debug */
  1069. inta_mask = iwl_read32(priv, CSR_INT_MASK);
  1070. IWL_DEBUG_ISR(priv, "inta 0x%08x, enabled 0x%08x\n ",
  1071. inta, inta_mask);
  1072. }
  1073. #endif
  1074. spin_unlock_irqrestore(&priv->lock, flags);
  1075. /* saved interrupt in inta variable now we can reset priv->_agn.inta */
  1076. priv->_agn.inta = 0;
  1077. /* Now service all interrupt bits discovered above. */
  1078. if (inta & CSR_INT_BIT_HW_ERR) {
  1079. IWL_ERR(priv, "Hardware error detected. Restarting.\n");
  1080. /* Tell the device to stop sending interrupts */
  1081. iwl_disable_interrupts(priv);
  1082. priv->isr_stats.hw++;
  1083. iwl_irq_handle_error(priv);
  1084. handled |= CSR_INT_BIT_HW_ERR;
  1085. return;
  1086. }
  1087. #ifdef CONFIG_IWLWIFI_DEBUG
  1088. if (iwl_get_debug_level(priv) & (IWL_DL_ISR)) {
  1089. /* NIC fires this, but we don't use it, redundant with WAKEUP */
  1090. if (inta & CSR_INT_BIT_SCD) {
  1091. IWL_DEBUG_ISR(priv, "Scheduler finished to transmit "
  1092. "the frame/frames.\n");
  1093. priv->isr_stats.sch++;
  1094. }
  1095. /* Alive notification via Rx interrupt will do the real work */
  1096. if (inta & CSR_INT_BIT_ALIVE) {
  1097. IWL_DEBUG_ISR(priv, "Alive interrupt\n");
  1098. priv->isr_stats.alive++;
  1099. }
  1100. }
  1101. #endif
  1102. /* Safely ignore these bits for debug checks below */
  1103. inta &= ~(CSR_INT_BIT_SCD | CSR_INT_BIT_ALIVE);
  1104. /* HW RF KILL switch toggled */
  1105. if (inta & CSR_INT_BIT_RF_KILL) {
  1106. int hw_rf_kill = 0;
  1107. if (!(iwl_read32(priv, CSR_GP_CNTRL) &
  1108. CSR_GP_CNTRL_REG_FLAG_HW_RF_KILL_SW))
  1109. hw_rf_kill = 1;
  1110. IWL_WARN(priv, "RF_KILL bit toggled to %s.\n",
  1111. hw_rf_kill ? "disable radio" : "enable radio");
  1112. priv->isr_stats.rfkill++;
  1113. /* driver only loads ucode once setting the interface up.
  1114. * the driver allows loading the ucode even if the radio
  1115. * is killed. Hence update the killswitch state here. The
  1116. * rfkill handler will care about restarting if needed.
  1117. */
  1118. if (!test_bit(STATUS_ALIVE, &priv->status)) {
  1119. if (hw_rf_kill)
  1120. set_bit(STATUS_RF_KILL_HW, &priv->status);
  1121. else
  1122. clear_bit(STATUS_RF_KILL_HW, &priv->status);
  1123. wiphy_rfkill_set_hw_state(priv->hw->wiphy, hw_rf_kill);
  1124. }
  1125. handled |= CSR_INT_BIT_RF_KILL;
  1126. }
  1127. /* Chip got too hot and stopped itself */
  1128. if (inta & CSR_INT_BIT_CT_KILL) {
  1129. IWL_ERR(priv, "Microcode CT kill error detected.\n");
  1130. priv->isr_stats.ctkill++;
  1131. handled |= CSR_INT_BIT_CT_KILL;
  1132. }
  1133. /* Error detected by uCode */
  1134. if (inta & CSR_INT_BIT_SW_ERR) {
  1135. IWL_ERR(priv, "Microcode SW error detected. "
  1136. " Restarting 0x%X.\n", inta);
  1137. priv->isr_stats.sw++;
  1138. priv->isr_stats.sw_err = inta;
  1139. iwl_irq_handle_error(priv);
  1140. handled |= CSR_INT_BIT_SW_ERR;
  1141. }
  1142. /* uCode wakes up after power-down sleep */
  1143. if (inta & CSR_INT_BIT_WAKEUP) {
  1144. IWL_DEBUG_ISR(priv, "Wakeup interrupt\n");
  1145. iwl_rx_queue_update_write_ptr(priv, &priv->rxq);
  1146. for (i = 0; i < priv->hw_params.max_txq_num; i++)
  1147. iwl_txq_update_write_ptr(priv, &priv->txq[i]);
  1148. priv->isr_stats.wakeup++;
  1149. handled |= CSR_INT_BIT_WAKEUP;
  1150. }
  1151. /* All uCode command responses, including Tx command responses,
  1152. * Rx "responses" (frame-received notification), and other
  1153. * notifications from uCode come through here*/
  1154. if (inta & (CSR_INT_BIT_FH_RX | CSR_INT_BIT_SW_RX |
  1155. CSR_INT_BIT_RX_PERIODIC)) {
  1156. IWL_DEBUG_ISR(priv, "Rx interrupt\n");
  1157. if (inta & (CSR_INT_BIT_FH_RX | CSR_INT_BIT_SW_RX)) {
  1158. handled |= (CSR_INT_BIT_FH_RX | CSR_INT_BIT_SW_RX);
  1159. iwl_write32(priv, CSR_FH_INT_STATUS,
  1160. CSR49_FH_INT_RX_MASK);
  1161. }
  1162. if (inta & CSR_INT_BIT_RX_PERIODIC) {
  1163. handled |= CSR_INT_BIT_RX_PERIODIC;
  1164. iwl_write32(priv, CSR_INT, CSR_INT_BIT_RX_PERIODIC);
  1165. }
  1166. /* Sending RX interrupt require many steps to be done in the
  1167. * the device:
  1168. * 1- write interrupt to current index in ICT table.
  1169. * 2- dma RX frame.
  1170. * 3- update RX shared data to indicate last write index.
  1171. * 4- send interrupt.
  1172. * This could lead to RX race, driver could receive RX interrupt
  1173. * but the shared data changes does not reflect this;
  1174. * periodic interrupt will detect any dangling Rx activity.
  1175. */
  1176. /* Disable periodic interrupt; we use it as just a one-shot. */
  1177. iwl_write8(priv, CSR_INT_PERIODIC_REG,
  1178. CSR_INT_PERIODIC_DIS);
  1179. iwl_rx_handle(priv);
  1180. /*
  1181. * Enable periodic interrupt in 8 msec only if we received
  1182. * real RX interrupt (instead of just periodic int), to catch
  1183. * any dangling Rx interrupt. If it was just the periodic
  1184. * interrupt, there was no dangling Rx activity, and no need
  1185. * to extend the periodic interrupt; one-shot is enough.
  1186. */
  1187. if (inta & (CSR_INT_BIT_FH_RX | CSR_INT_BIT_SW_RX))
  1188. iwl_write8(priv, CSR_INT_PERIODIC_REG,
  1189. CSR_INT_PERIODIC_ENA);
  1190. priv->isr_stats.rx++;
  1191. }
  1192. /* This "Tx" DMA channel is used only for loading uCode */
  1193. if (inta & CSR_INT_BIT_FH_TX) {
  1194. iwl_write32(priv, CSR_FH_INT_STATUS, CSR49_FH_INT_TX_MASK);
  1195. IWL_DEBUG_ISR(priv, "uCode load interrupt\n");
  1196. priv->isr_stats.tx++;
  1197. handled |= CSR_INT_BIT_FH_TX;
  1198. /* Wake up uCode load routine, now that load is complete */
  1199. priv->ucode_write_complete = 1;
  1200. wake_up_interruptible(&priv->wait_command_queue);
  1201. }
  1202. if (inta & ~handled) {
  1203. IWL_ERR(priv, "Unhandled INTA bits 0x%08x\n", inta & ~handled);
  1204. priv->isr_stats.unhandled++;
  1205. }
  1206. if (inta & ~(priv->inta_mask)) {
  1207. IWL_WARN(priv, "Disabled INTA bits 0x%08x were pending\n",
  1208. inta & ~priv->inta_mask);
  1209. }
  1210. /* Re-enable all interrupts */
  1211. /* only Re-enable if diabled by irq */
  1212. if (test_bit(STATUS_INT_ENABLED, &priv->status))
  1213. iwl_enable_interrupts(priv);
  1214. }
  1215. /* the threshold ratio of actual_ack_cnt to expected_ack_cnt in percent */
  1216. #define ACK_CNT_RATIO (50)
  1217. #define BA_TIMEOUT_CNT (5)
  1218. #define BA_TIMEOUT_MAX (16)
  1219. /**
  1220. * iwl_good_ack_health - checks for ACK count ratios, BA timeout retries.
  1221. *
  1222. * When the ACK count ratio is 0 and aggregated BA timeout retries exceeding
  1223. * the BA_TIMEOUT_MAX, reload firmware and bring system back to normal
  1224. * operation state.
  1225. */
  1226. bool iwl_good_ack_health(struct iwl_priv *priv,
  1227. struct iwl_rx_packet *pkt)
  1228. {
  1229. bool rc = true;
  1230. int actual_ack_cnt_delta, expected_ack_cnt_delta;
  1231. int ba_timeout_delta;
  1232. actual_ack_cnt_delta =
  1233. le32_to_cpu(pkt->u.stats.tx.actual_ack_cnt) -
  1234. le32_to_cpu(priv->statistics.tx.actual_ack_cnt);
  1235. expected_ack_cnt_delta =
  1236. le32_to_cpu(pkt->u.stats.tx.expected_ack_cnt) -
  1237. le32_to_cpu(priv->statistics.tx.expected_ack_cnt);
  1238. ba_timeout_delta =
  1239. le32_to_cpu(pkt->u.stats.tx.agg.ba_timeout) -
  1240. le32_to_cpu(priv->statistics.tx.agg.ba_timeout);
  1241. if ((priv->_agn.agg_tids_count > 0) &&
  1242. (expected_ack_cnt_delta > 0) &&
  1243. (((actual_ack_cnt_delta * 100) / expected_ack_cnt_delta)
  1244. < ACK_CNT_RATIO) &&
  1245. (ba_timeout_delta > BA_TIMEOUT_CNT)) {
  1246. IWL_DEBUG_RADIO(priv, "actual_ack_cnt delta = %d,"
  1247. " expected_ack_cnt = %d\n",
  1248. actual_ack_cnt_delta, expected_ack_cnt_delta);
  1249. #ifdef CONFIG_IWLWIFI_DEBUG
  1250. IWL_DEBUG_RADIO(priv, "rx_detected_cnt delta = %d\n",
  1251. priv->delta_statistics.tx.rx_detected_cnt);
  1252. IWL_DEBUG_RADIO(priv,
  1253. "ack_or_ba_timeout_collision delta = %d\n",
  1254. priv->delta_statistics.tx.
  1255. ack_or_ba_timeout_collision);
  1256. #endif
  1257. IWL_DEBUG_RADIO(priv, "agg ba_timeout delta = %d\n",
  1258. ba_timeout_delta);
  1259. if (!actual_ack_cnt_delta &&
  1260. (ba_timeout_delta >= BA_TIMEOUT_MAX))
  1261. rc = false;
  1262. }
  1263. return rc;
  1264. }
  1265. /******************************************************************************
  1266. *
  1267. * uCode download functions
  1268. *
  1269. ******************************************************************************/
  1270. static void iwl_dealloc_ucode_pci(struct iwl_priv *priv)
  1271. {
  1272. iwl_free_fw_desc(priv->pci_dev, &priv->ucode_code);
  1273. iwl_free_fw_desc(priv->pci_dev, &priv->ucode_data);
  1274. iwl_free_fw_desc(priv->pci_dev, &priv->ucode_data_backup);
  1275. iwl_free_fw_desc(priv->pci_dev, &priv->ucode_init);
  1276. iwl_free_fw_desc(priv->pci_dev, &priv->ucode_init_data);
  1277. iwl_free_fw_desc(priv->pci_dev, &priv->ucode_boot);
  1278. }
  1279. static void iwl_nic_start(struct iwl_priv *priv)
  1280. {
  1281. /* Remove all resets to allow NIC to operate */
  1282. iwl_write32(priv, CSR_RESET, 0);
  1283. }
  1284. static void iwl_ucode_callback(const struct firmware *ucode_raw, void *context);
  1285. static int iwl_mac_setup_register(struct iwl_priv *priv);
  1286. static int __must_check iwl_request_firmware(struct iwl_priv *priv, bool first)
  1287. {
  1288. const char *name_pre = priv->cfg->fw_name_pre;
  1289. if (first)
  1290. priv->fw_index = priv->cfg->ucode_api_max;
  1291. else
  1292. priv->fw_index--;
  1293. if (priv->fw_index < priv->cfg->ucode_api_min) {
  1294. IWL_ERR(priv, "no suitable firmware found!\n");
  1295. return -ENOENT;
  1296. }
  1297. sprintf(priv->firmware_name, "%s%d%s",
  1298. name_pre, priv->fw_index, ".ucode");
  1299. IWL_DEBUG_INFO(priv, "attempting to load firmware '%s'\n",
  1300. priv->firmware_name);
  1301. return request_firmware_nowait(THIS_MODULE, 1, priv->firmware_name,
  1302. &priv->pci_dev->dev, GFP_KERNEL, priv,
  1303. iwl_ucode_callback);
  1304. }
  1305. /**
  1306. * iwl_ucode_callback - callback when firmware was loaded
  1307. *
  1308. * If loaded successfully, copies the firmware into buffers
  1309. * for the card to fetch (via DMA).
  1310. */
  1311. static void iwl_ucode_callback(const struct firmware *ucode_raw, void *context)
  1312. {
  1313. struct iwl_priv *priv = context;
  1314. struct iwl_ucode_header *ucode;
  1315. const unsigned int api_max = priv->cfg->ucode_api_max;
  1316. const unsigned int api_min = priv->cfg->ucode_api_min;
  1317. u8 *src;
  1318. size_t len;
  1319. u32 api_ver, build;
  1320. u32 inst_size, data_size, init_size, init_data_size, boot_size;
  1321. int err;
  1322. u16 eeprom_ver;
  1323. if (!ucode_raw) {
  1324. IWL_ERR(priv, "request for firmware file '%s' failed.\n",
  1325. priv->firmware_name);
  1326. goto try_again;
  1327. }
  1328. IWL_DEBUG_INFO(priv, "Loaded firmware file '%s' (%zd bytes).\n",
  1329. priv->firmware_name, ucode_raw->size);
  1330. /* Make sure that we got at least the v1 header! */
  1331. if (ucode_raw->size < priv->cfg->ops->ucode->get_header_size(1)) {
  1332. IWL_ERR(priv, "File size way too small!\n");
  1333. goto try_again;
  1334. }
  1335. /* Data from ucode file: header followed by uCode images */
  1336. ucode = (struct iwl_ucode_header *)ucode_raw->data;
  1337. priv->ucode_ver = le32_to_cpu(ucode->ver);
  1338. api_ver = IWL_UCODE_API(priv->ucode_ver);
  1339. build = priv->cfg->ops->ucode->get_build(ucode, api_ver);
  1340. inst_size = priv->cfg->ops->ucode->get_inst_size(ucode, api_ver);
  1341. data_size = priv->cfg->ops->ucode->get_data_size(ucode, api_ver);
  1342. init_size = priv->cfg->ops->ucode->get_init_size(ucode, api_ver);
  1343. init_data_size =
  1344. priv->cfg->ops->ucode->get_init_data_size(ucode, api_ver);
  1345. boot_size = priv->cfg->ops->ucode->get_boot_size(ucode, api_ver);
  1346. src = priv->cfg->ops->ucode->get_data(ucode, api_ver);
  1347. /* api_ver should match the api version forming part of the
  1348. * firmware filename ... but we don't check for that and only rely
  1349. * on the API version read from firmware header from here on forward */
  1350. if (api_ver < api_min || api_ver > api_max) {
  1351. IWL_ERR(priv, "Driver unable to support your firmware API. "
  1352. "Driver supports v%u, firmware is v%u.\n",
  1353. api_max, api_ver);
  1354. goto try_again;
  1355. }
  1356. if (api_ver != api_max)
  1357. IWL_ERR(priv, "Firmware has old API version. Expected v%u, "
  1358. "got v%u. New firmware can be obtained "
  1359. "from http://www.intellinuxwireless.org.\n",
  1360. api_max, api_ver);
  1361. IWL_INFO(priv, "loaded firmware version %u.%u.%u.%u\n",
  1362. IWL_UCODE_MAJOR(priv->ucode_ver),
  1363. IWL_UCODE_MINOR(priv->ucode_ver),
  1364. IWL_UCODE_API(priv->ucode_ver),
  1365. IWL_UCODE_SERIAL(priv->ucode_ver));
  1366. snprintf(priv->hw->wiphy->fw_version,
  1367. sizeof(priv->hw->wiphy->fw_version),
  1368. "%u.%u.%u.%u",
  1369. IWL_UCODE_MAJOR(priv->ucode_ver),
  1370. IWL_UCODE_MINOR(priv->ucode_ver),
  1371. IWL_UCODE_API(priv->ucode_ver),
  1372. IWL_UCODE_SERIAL(priv->ucode_ver));
  1373. if (build)
  1374. IWL_DEBUG_INFO(priv, "Build %u\n", build);
  1375. eeprom_ver = iwl_eeprom_query16(priv, EEPROM_VERSION);
  1376. IWL_DEBUG_INFO(priv, "NVM Type: %s, version: 0x%x\n",
  1377. (priv->nvm_device_type == NVM_DEVICE_TYPE_OTP)
  1378. ? "OTP" : "EEPROM", eeprom_ver);
  1379. IWL_DEBUG_INFO(priv, "f/w package hdr ucode version raw = 0x%x\n",
  1380. priv->ucode_ver);
  1381. IWL_DEBUG_INFO(priv, "f/w package hdr runtime inst size = %u\n",
  1382. inst_size);
  1383. IWL_DEBUG_INFO(priv, "f/w package hdr runtime data size = %u\n",
  1384. data_size);
  1385. IWL_DEBUG_INFO(priv, "f/w package hdr init inst size = %u\n",
  1386. init_size);
  1387. IWL_DEBUG_INFO(priv, "f/w package hdr init data size = %u\n",
  1388. init_data_size);
  1389. IWL_DEBUG_INFO(priv, "f/w package hdr boot inst size = %u\n",
  1390. boot_size);
  1391. /*
  1392. * For any of the failures below (before allocating pci memory)
  1393. * we will try to load a version with a smaller API -- maybe the
  1394. * user just got a corrupted version of the latest API.
  1395. */
  1396. /* Verify size of file vs. image size info in file's header */
  1397. if (ucode_raw->size !=
  1398. priv->cfg->ops->ucode->get_header_size(api_ver) +
  1399. inst_size + data_size + init_size +
  1400. init_data_size + boot_size) {
  1401. IWL_DEBUG_INFO(priv,
  1402. "uCode file size %d does not match expected size\n",
  1403. (int)ucode_raw->size);
  1404. goto try_again;
  1405. }
  1406. /* Verify that uCode images will fit in card's SRAM */
  1407. if (inst_size > priv->hw_params.max_inst_size) {
  1408. IWL_DEBUG_INFO(priv, "uCode instr len %d too large to fit in\n",
  1409. inst_size);
  1410. goto try_again;
  1411. }
  1412. if (data_size > priv->hw_params.max_data_size) {
  1413. IWL_DEBUG_INFO(priv, "uCode data len %d too large to fit in\n",
  1414. data_size);
  1415. goto try_again;
  1416. }
  1417. if (init_size > priv->hw_params.max_inst_size) {
  1418. IWL_INFO(priv, "uCode init instr len %d too large to fit in\n",
  1419. init_size);
  1420. goto try_again;
  1421. }
  1422. if (init_data_size > priv->hw_params.max_data_size) {
  1423. IWL_INFO(priv, "uCode init data len %d too large to fit in\n",
  1424. init_data_size);
  1425. goto try_again;
  1426. }
  1427. if (boot_size > priv->hw_params.max_bsm_size) {
  1428. IWL_INFO(priv, "uCode boot instr len %d too large to fit in\n",
  1429. boot_size);
  1430. goto try_again;
  1431. }
  1432. /* Allocate ucode buffers for card's bus-master loading ... */
  1433. /* Runtime instructions and 2 copies of data:
  1434. * 1) unmodified from disk
  1435. * 2) backup cache for save/restore during power-downs */
  1436. priv->ucode_code.len = inst_size;
  1437. iwl_alloc_fw_desc(priv->pci_dev, &priv->ucode_code);
  1438. priv->ucode_data.len = data_size;
  1439. iwl_alloc_fw_desc(priv->pci_dev, &priv->ucode_data);
  1440. priv->ucode_data_backup.len = data_size;
  1441. iwl_alloc_fw_desc(priv->pci_dev, &priv->ucode_data_backup);
  1442. if (!priv->ucode_code.v_addr || !priv->ucode_data.v_addr ||
  1443. !priv->ucode_data_backup.v_addr)
  1444. goto err_pci_alloc;
  1445. /* Initialization instructions and data */
  1446. if (init_size && init_data_size) {
  1447. priv->ucode_init.len = init_size;
  1448. iwl_alloc_fw_desc(priv->pci_dev, &priv->ucode_init);
  1449. priv->ucode_init_data.len = init_data_size;
  1450. iwl_alloc_fw_desc(priv->pci_dev, &priv->ucode_init_data);
  1451. if (!priv->ucode_init.v_addr || !priv->ucode_init_data.v_addr)
  1452. goto err_pci_alloc;
  1453. }
  1454. /* Bootstrap (instructions only, no data) */
  1455. if (boot_size) {
  1456. priv->ucode_boot.len = boot_size;
  1457. iwl_alloc_fw_desc(priv->pci_dev, &priv->ucode_boot);
  1458. if (!priv->ucode_boot.v_addr)
  1459. goto err_pci_alloc;
  1460. }
  1461. /* Copy images into buffers for card's bus-master reads ... */
  1462. /* Runtime instructions (first block of data in file) */
  1463. len = inst_size;
  1464. IWL_DEBUG_INFO(priv, "Copying (but not loading) uCode instr len %Zd\n", len);
  1465. memcpy(priv->ucode_code.v_addr, src, len);
  1466. src += len;
  1467. IWL_DEBUG_INFO(priv, "uCode instr buf vaddr = 0x%p, paddr = 0x%08x\n",
  1468. priv->ucode_code.v_addr, (u32)priv->ucode_code.p_addr);
  1469. /* Runtime data (2nd block)
  1470. * NOTE: Copy into backup buffer will be done in iwl_up() */
  1471. len = data_size;
  1472. IWL_DEBUG_INFO(priv, "Copying (but not loading) uCode data len %Zd\n", len);
  1473. memcpy(priv->ucode_data.v_addr, src, len);
  1474. memcpy(priv->ucode_data_backup.v_addr, src, len);
  1475. src += len;
  1476. /* Initialization instructions (3rd block) */
  1477. if (init_size) {
  1478. len = init_size;
  1479. IWL_DEBUG_INFO(priv, "Copying (but not loading) init instr len %Zd\n",
  1480. len);
  1481. memcpy(priv->ucode_init.v_addr, src, len);
  1482. src += len;
  1483. }
  1484. /* Initialization data (4th block) */
  1485. if (init_data_size) {
  1486. len = init_data_size;
  1487. IWL_DEBUG_INFO(priv, "Copying (but not loading) init data len %Zd\n",
  1488. len);
  1489. memcpy(priv->ucode_init_data.v_addr, src, len);
  1490. src += len;
  1491. }
  1492. /* Bootstrap instructions (5th block) */
  1493. len = boot_size;
  1494. IWL_DEBUG_INFO(priv, "Copying (but not loading) boot instr len %Zd\n", len);
  1495. memcpy(priv->ucode_boot.v_addr, src, len);
  1496. /**************************************************
  1497. * This is still part of probe() in a sense...
  1498. *
  1499. * 9. Setup and register with mac80211 and debugfs
  1500. **************************************************/
  1501. err = iwl_mac_setup_register(priv);
  1502. if (err)
  1503. goto out_unbind;
  1504. err = iwl_dbgfs_register(priv, DRV_NAME);
  1505. if (err)
  1506. IWL_ERR(priv, "failed to create debugfs files. Ignoring error: %d\n", err);
  1507. /* We have our copies now, allow OS release its copies */
  1508. release_firmware(ucode_raw);
  1509. return;
  1510. try_again:
  1511. /* try next, if any */
  1512. if (iwl_request_firmware(priv, false))
  1513. goto out_unbind;
  1514. release_firmware(ucode_raw);
  1515. return;
  1516. err_pci_alloc:
  1517. IWL_ERR(priv, "failed to allocate pci memory\n");
  1518. iwl_dealloc_ucode_pci(priv);
  1519. out_unbind:
  1520. device_release_driver(&priv->pci_dev->dev);
  1521. release_firmware(ucode_raw);
  1522. }
  1523. static const char *desc_lookup_text[] = {
  1524. "OK",
  1525. "FAIL",
  1526. "BAD_PARAM",
  1527. "BAD_CHECKSUM",
  1528. "NMI_INTERRUPT_WDG",
  1529. "SYSASSERT",
  1530. "FATAL_ERROR",
  1531. "BAD_COMMAND",
  1532. "HW_ERROR_TUNE_LOCK",
  1533. "HW_ERROR_TEMPERATURE",
  1534. "ILLEGAL_CHAN_FREQ",
  1535. "VCC_NOT_STABLE",
  1536. "FH_ERROR",
  1537. "NMI_INTERRUPT_HOST",
  1538. "NMI_INTERRUPT_ACTION_PT",
  1539. "NMI_INTERRUPT_UNKNOWN",
  1540. "UCODE_VERSION_MISMATCH",
  1541. "HW_ERROR_ABS_LOCK",
  1542. "HW_ERROR_CAL_LOCK_FAIL",
  1543. "NMI_INTERRUPT_INST_ACTION_PT",
  1544. "NMI_INTERRUPT_DATA_ACTION_PT",
  1545. "NMI_TRM_HW_ER",
  1546. "NMI_INTERRUPT_TRM",
  1547. "NMI_INTERRUPT_BREAK_POINT"
  1548. "DEBUG_0",
  1549. "DEBUG_1",
  1550. "DEBUG_2",
  1551. "DEBUG_3",
  1552. "ADVANCED SYSASSERT"
  1553. };
  1554. static const char *desc_lookup(int i)
  1555. {
  1556. int max = ARRAY_SIZE(desc_lookup_text) - 1;
  1557. if (i < 0 || i > max)
  1558. i = max;
  1559. return desc_lookup_text[i];
  1560. }
  1561. #define ERROR_START_OFFSET (1 * sizeof(u32))
  1562. #define ERROR_ELEM_SIZE (7 * sizeof(u32))
  1563. void iwl_dump_nic_error_log(struct iwl_priv *priv)
  1564. {
  1565. u32 data2, line;
  1566. u32 desc, time, count, base, data1;
  1567. u32 blink1, blink2, ilink1, ilink2;
  1568. u32 pc, hcmd;
  1569. if (priv->ucode_type == UCODE_INIT)
  1570. base = le32_to_cpu(priv->card_alive_init.error_event_table_ptr);
  1571. else
  1572. base = le32_to_cpu(priv->card_alive.error_event_table_ptr);
  1573. if (!priv->cfg->ops->lib->is_valid_rtc_data_addr(base)) {
  1574. IWL_ERR(priv,
  1575. "Not valid error log pointer 0x%08X for %s uCode\n",
  1576. base, (priv->ucode_type == UCODE_INIT) ? "Init" : "RT");
  1577. return;
  1578. }
  1579. count = iwl_read_targ_mem(priv, base);
  1580. if (ERROR_START_OFFSET <= count * ERROR_ELEM_SIZE) {
  1581. IWL_ERR(priv, "Start IWL Error Log Dump:\n");
  1582. IWL_ERR(priv, "Status: 0x%08lX, count: %d\n",
  1583. priv->status, count);
  1584. }
  1585. desc = iwl_read_targ_mem(priv, base + 1 * sizeof(u32));
  1586. pc = iwl_read_targ_mem(priv, base + 2 * sizeof(u32));
  1587. blink1 = iwl_read_targ_mem(priv, base + 3 * sizeof(u32));
  1588. blink2 = iwl_read_targ_mem(priv, base + 4 * sizeof(u32));
  1589. ilink1 = iwl_read_targ_mem(priv, base + 5 * sizeof(u32));
  1590. ilink2 = iwl_read_targ_mem(priv, base + 6 * sizeof(u32));
  1591. data1 = iwl_read_targ_mem(priv, base + 7 * sizeof(u32));
  1592. data2 = iwl_read_targ_mem(priv, base + 8 * sizeof(u32));
  1593. line = iwl_read_targ_mem(priv, base + 9 * sizeof(u32));
  1594. time = iwl_read_targ_mem(priv, base + 11 * sizeof(u32));
  1595. hcmd = iwl_read_targ_mem(priv, base + 22 * sizeof(u32));
  1596. trace_iwlwifi_dev_ucode_error(priv, desc, time, data1, data2, line,
  1597. blink1, blink2, ilink1, ilink2);
  1598. IWL_ERR(priv, "Desc Time "
  1599. "data1 data2 line\n");
  1600. IWL_ERR(priv, "%-28s (#%02d) %010u 0x%08X 0x%08X %u\n",
  1601. desc_lookup(desc), desc, time, data1, data2, line);
  1602. IWL_ERR(priv, "pc blink1 blink2 ilink1 ilink2 hcmd\n");
  1603. IWL_ERR(priv, "0x%05X 0x%05X 0x%05X 0x%05X 0x%05X 0x%05X\n",
  1604. pc, blink1, blink2, ilink1, ilink2, hcmd);
  1605. }
  1606. #define EVENT_START_OFFSET (4 * sizeof(u32))
  1607. /**
  1608. * iwl_print_event_log - Dump error event log to syslog
  1609. *
  1610. */
  1611. static int iwl_print_event_log(struct iwl_priv *priv, u32 start_idx,
  1612. u32 num_events, u32 mode,
  1613. int pos, char **buf, size_t bufsz)
  1614. {
  1615. u32 i;
  1616. u32 base; /* SRAM byte address of event log header */
  1617. u32 event_size; /* 2 u32s, or 3 u32s if timestamp recorded */
  1618. u32 ptr; /* SRAM byte address of log data */
  1619. u32 ev, time, data; /* event log data */
  1620. unsigned long reg_flags;
  1621. if (num_events == 0)
  1622. return pos;
  1623. if (priv->ucode_type == UCODE_INIT)
  1624. base = le32_to_cpu(priv->card_alive_init.log_event_table_ptr);
  1625. else
  1626. base = le32_to_cpu(priv->card_alive.log_event_table_ptr);
  1627. if (mode == 0)
  1628. event_size = 2 * sizeof(u32);
  1629. else
  1630. event_size = 3 * sizeof(u32);
  1631. ptr = base + EVENT_START_OFFSET + (start_idx * event_size);
  1632. /* Make sure device is powered up for SRAM reads */
  1633. spin_lock_irqsave(&priv->reg_lock, reg_flags);
  1634. iwl_grab_nic_access(priv);
  1635. /* Set starting address; reads will auto-increment */
  1636. _iwl_write_direct32(priv, HBUS_TARG_MEM_RADDR, ptr);
  1637. rmb();
  1638. /* "time" is actually "data" for mode 0 (no timestamp).
  1639. * place event id # at far right for easier visual parsing. */
  1640. for (i = 0; i < num_events; i++) {
  1641. ev = _iwl_read_direct32(priv, HBUS_TARG_MEM_RDAT);
  1642. time = _iwl_read_direct32(priv, HBUS_TARG_MEM_RDAT);
  1643. if (mode == 0) {
  1644. /* data, ev */
  1645. if (bufsz) {
  1646. pos += scnprintf(*buf + pos, bufsz - pos,
  1647. "EVT_LOG:0x%08x:%04u\n",
  1648. time, ev);
  1649. } else {
  1650. trace_iwlwifi_dev_ucode_event(priv, 0,
  1651. time, ev);
  1652. IWL_ERR(priv, "EVT_LOG:0x%08x:%04u\n",
  1653. time, ev);
  1654. }
  1655. } else {
  1656. data = _iwl_read_direct32(priv, HBUS_TARG_MEM_RDAT);
  1657. if (bufsz) {
  1658. pos += scnprintf(*buf + pos, bufsz - pos,
  1659. "EVT_LOGT:%010u:0x%08x:%04u\n",
  1660. time, data, ev);
  1661. } else {
  1662. IWL_ERR(priv, "EVT_LOGT:%010u:0x%08x:%04u\n",
  1663. time, data, ev);
  1664. trace_iwlwifi_dev_ucode_event(priv, time,
  1665. data, ev);
  1666. }
  1667. }
  1668. }
  1669. /* Allow device to power down */
  1670. iwl_release_nic_access(priv);
  1671. spin_unlock_irqrestore(&priv->reg_lock, reg_flags);
  1672. return pos;
  1673. }
  1674. /**
  1675. * iwl_print_last_event_logs - Dump the newest # of event log to syslog
  1676. */
  1677. static int iwl_print_last_event_logs(struct iwl_priv *priv, u32 capacity,
  1678. u32 num_wraps, u32 next_entry,
  1679. u32 size, u32 mode,
  1680. int pos, char **buf, size_t bufsz)
  1681. {
  1682. /*
  1683. * display the newest DEFAULT_LOG_ENTRIES entries
  1684. * i.e the entries just before the next ont that uCode would fill.
  1685. */
  1686. if (num_wraps) {
  1687. if (next_entry < size) {
  1688. pos = iwl_print_event_log(priv,
  1689. capacity - (size - next_entry),
  1690. size - next_entry, mode,
  1691. pos, buf, bufsz);
  1692. pos = iwl_print_event_log(priv, 0,
  1693. next_entry, mode,
  1694. pos, buf, bufsz);
  1695. } else
  1696. pos = iwl_print_event_log(priv, next_entry - size,
  1697. size, mode, pos, buf, bufsz);
  1698. } else {
  1699. if (next_entry < size) {
  1700. pos = iwl_print_event_log(priv, 0, next_entry,
  1701. mode, pos, buf, bufsz);
  1702. } else {
  1703. pos = iwl_print_event_log(priv, next_entry - size,
  1704. size, mode, pos, buf, bufsz);
  1705. }
  1706. }
  1707. return pos;
  1708. }
  1709. #define DEFAULT_DUMP_EVENT_LOG_ENTRIES (20)
  1710. int iwl_dump_nic_event_log(struct iwl_priv *priv, bool full_log,
  1711. char **buf, bool display)
  1712. {
  1713. u32 base; /* SRAM byte address of event log header */
  1714. u32 capacity; /* event log capacity in # entries */
  1715. u32 mode; /* 0 - no timestamp, 1 - timestamp recorded */
  1716. u32 num_wraps; /* # times uCode wrapped to top of log */
  1717. u32 next_entry; /* index of next entry to be written by uCode */
  1718. u32 size; /* # entries that we'll print */
  1719. int pos = 0;
  1720. size_t bufsz = 0;
  1721. if (priv->ucode_type == UCODE_INIT)
  1722. base = le32_to_cpu(priv->card_alive_init.log_event_table_ptr);
  1723. else
  1724. base = le32_to_cpu(priv->card_alive.log_event_table_ptr);
  1725. if (!priv->cfg->ops->lib->is_valid_rtc_data_addr(base)) {
  1726. IWL_ERR(priv,
  1727. "Invalid event log pointer 0x%08X for %s uCode\n",
  1728. base, (priv->ucode_type == UCODE_INIT) ? "Init" : "RT");
  1729. return -EINVAL;
  1730. }
  1731. /* event log header */
  1732. capacity = iwl_read_targ_mem(priv, base);
  1733. mode = iwl_read_targ_mem(priv, base + (1 * sizeof(u32)));
  1734. num_wraps = iwl_read_targ_mem(priv, base + (2 * sizeof(u32)));
  1735. next_entry = iwl_read_targ_mem(priv, base + (3 * sizeof(u32)));
  1736. if (capacity > priv->cfg->max_event_log_size) {
  1737. IWL_ERR(priv, "Log capacity %d is bogus, limit to %d entries\n",
  1738. capacity, priv->cfg->max_event_log_size);
  1739. capacity = priv->cfg->max_event_log_size;
  1740. }
  1741. if (next_entry > priv->cfg->max_event_log_size) {
  1742. IWL_ERR(priv, "Log write index %d is bogus, limit to %d\n",
  1743. next_entry, priv->cfg->max_event_log_size);
  1744. next_entry = priv->cfg->max_event_log_size;
  1745. }
  1746. size = num_wraps ? capacity : next_entry;
  1747. /* bail out if nothing in log */
  1748. if (size == 0) {
  1749. IWL_ERR(priv, "Start IWL Event Log Dump: nothing in log\n");
  1750. return pos;
  1751. }
  1752. #ifdef CONFIG_IWLWIFI_DEBUG
  1753. if (!(iwl_get_debug_level(priv) & IWL_DL_FW_ERRORS) && !full_log)
  1754. size = (size > DEFAULT_DUMP_EVENT_LOG_ENTRIES)
  1755. ? DEFAULT_DUMP_EVENT_LOG_ENTRIES : size;
  1756. #else
  1757. size = (size > DEFAULT_DUMP_EVENT_LOG_ENTRIES)
  1758. ? DEFAULT_DUMP_EVENT_LOG_ENTRIES : size;
  1759. #endif
  1760. IWL_ERR(priv, "Start IWL Event Log Dump: display last %u entries\n",
  1761. size);
  1762. #ifdef CONFIG_IWLWIFI_DEBUG
  1763. if (display) {
  1764. if (full_log)
  1765. bufsz = capacity * 48;
  1766. else
  1767. bufsz = size * 48;
  1768. *buf = kmalloc(bufsz, GFP_KERNEL);
  1769. if (!*buf)
  1770. return -ENOMEM;
  1771. }
  1772. if ((iwl_get_debug_level(priv) & IWL_DL_FW_ERRORS) || full_log) {
  1773. /*
  1774. * if uCode has wrapped back to top of log,
  1775. * start at the oldest entry,
  1776. * i.e the next one that uCode would fill.
  1777. */
  1778. if (num_wraps)
  1779. pos = iwl_print_event_log(priv, next_entry,
  1780. capacity - next_entry, mode,
  1781. pos, buf, bufsz);
  1782. /* (then/else) start at top of log */
  1783. pos = iwl_print_event_log(priv, 0,
  1784. next_entry, mode, pos, buf, bufsz);
  1785. } else
  1786. pos = iwl_print_last_event_logs(priv, capacity, num_wraps,
  1787. next_entry, size, mode,
  1788. pos, buf, bufsz);
  1789. #else
  1790. pos = iwl_print_last_event_logs(priv, capacity, num_wraps,
  1791. next_entry, size, mode,
  1792. pos, buf, bufsz);
  1793. #endif
  1794. return pos;
  1795. }
  1796. /**
  1797. * iwl_alive_start - called after REPLY_ALIVE notification received
  1798. * from protocol/runtime uCode (initialization uCode's
  1799. * Alive gets handled by iwl_init_alive_start()).
  1800. */
  1801. static void iwl_alive_start(struct iwl_priv *priv)
  1802. {
  1803. int ret = 0;
  1804. IWL_DEBUG_INFO(priv, "Runtime Alive received.\n");
  1805. if (priv->card_alive.is_valid != UCODE_VALID_OK) {
  1806. /* We had an error bringing up the hardware, so take it
  1807. * all the way back down so we can try again */
  1808. IWL_DEBUG_INFO(priv, "Alive failed.\n");
  1809. goto restart;
  1810. }
  1811. /* Initialize uCode has loaded Runtime uCode ... verify inst image.
  1812. * This is a paranoid check, because we would not have gotten the
  1813. * "runtime" alive if code weren't properly loaded. */
  1814. if (iwl_verify_ucode(priv)) {
  1815. /* Runtime instruction load was bad;
  1816. * take it all the way back down so we can try again */
  1817. IWL_DEBUG_INFO(priv, "Bad runtime uCode load.\n");
  1818. goto restart;
  1819. }
  1820. ret = priv->cfg->ops->lib->alive_notify(priv);
  1821. if (ret) {
  1822. IWL_WARN(priv,
  1823. "Could not complete ALIVE transition [ntf]: %d\n", ret);
  1824. goto restart;
  1825. }
  1826. /* After the ALIVE response, we can send host commands to the uCode */
  1827. set_bit(STATUS_ALIVE, &priv->status);
  1828. if (priv->cfg->ops->lib->recover_from_tx_stall) {
  1829. /* Enable timer to monitor the driver queues */
  1830. mod_timer(&priv->monitor_recover,
  1831. jiffies +
  1832. msecs_to_jiffies(priv->cfg->monitor_recover_period));
  1833. }
  1834. if (iwl_is_rfkill(priv))
  1835. return;
  1836. ieee80211_wake_queues(priv->hw);
  1837. priv->active_rate = IWL_RATES_MASK;
  1838. /* Configure Tx antenna selection based on H/W config */
  1839. if (priv->cfg->ops->hcmd->set_tx_ant)
  1840. priv->cfg->ops->hcmd->set_tx_ant(priv, priv->cfg->valid_tx_ant);
  1841. if (iwl_is_associated(priv)) {
  1842. struct iwl_rxon_cmd *active_rxon =
  1843. (struct iwl_rxon_cmd *)&priv->active_rxon;
  1844. /* apply any changes in staging */
  1845. priv->staging_rxon.filter_flags |= RXON_FILTER_ASSOC_MSK;
  1846. active_rxon->filter_flags &= ~RXON_FILTER_ASSOC_MSK;
  1847. } else {
  1848. /* Initialize our rx_config data */
  1849. iwl_connection_init_rx_config(priv, priv->iw_mode);
  1850. if (priv->cfg->ops->hcmd->set_rxon_chain)
  1851. priv->cfg->ops->hcmd->set_rxon_chain(priv);
  1852. memcpy(priv->staging_rxon.node_addr, priv->mac_addr, ETH_ALEN);
  1853. }
  1854. /* Configure Bluetooth device coexistence support */
  1855. priv->cfg->ops->hcmd->send_bt_config(priv);
  1856. iwl_reset_run_time_calib(priv);
  1857. /* Configure the adapter for unassociated operation */
  1858. iwlcore_commit_rxon(priv);
  1859. /* At this point, the NIC is initialized and operational */
  1860. iwl_rf_kill_ct_config(priv);
  1861. iwl_leds_init(priv);
  1862. IWL_DEBUG_INFO(priv, "ALIVE processing complete.\n");
  1863. set_bit(STATUS_READY, &priv->status);
  1864. wake_up_interruptible(&priv->wait_command_queue);
  1865. iwl_power_update_mode(priv, true);
  1866. IWL_DEBUG_INFO(priv, "Updated power mode\n");
  1867. return;
  1868. restart:
  1869. queue_work(priv->workqueue, &priv->restart);
  1870. }
  1871. static void iwl_cancel_deferred_work(struct iwl_priv *priv);
  1872. static void __iwl_down(struct iwl_priv *priv)
  1873. {
  1874. unsigned long flags;
  1875. int exit_pending = test_bit(STATUS_EXIT_PENDING, &priv->status);
  1876. IWL_DEBUG_INFO(priv, DRV_NAME " is going down\n");
  1877. if (!exit_pending)
  1878. set_bit(STATUS_EXIT_PENDING, &priv->status);
  1879. iwl_clear_ucode_stations(priv, true);
  1880. /* Unblock any waiting calls */
  1881. wake_up_interruptible_all(&priv->wait_command_queue);
  1882. /* Wipe out the EXIT_PENDING status bit if we are not actually
  1883. * exiting the module */
  1884. if (!exit_pending)
  1885. clear_bit(STATUS_EXIT_PENDING, &priv->status);
  1886. /* stop and reset the on-board processor */
  1887. iwl_write32(priv, CSR_RESET, CSR_RESET_REG_FLAG_NEVO_RESET);
  1888. /* tell the device to stop sending interrupts */
  1889. spin_lock_irqsave(&priv->lock, flags);
  1890. iwl_disable_interrupts(priv);
  1891. spin_unlock_irqrestore(&priv->lock, flags);
  1892. iwl_synchronize_irq(priv);
  1893. if (priv->mac80211_registered)
  1894. ieee80211_stop_queues(priv->hw);
  1895. /* If we have not previously called iwl_init() then
  1896. * clear all bits but the RF Kill bit and return */
  1897. if (!iwl_is_init(priv)) {
  1898. priv->status = test_bit(STATUS_RF_KILL_HW, &priv->status) <<
  1899. STATUS_RF_KILL_HW |
  1900. test_bit(STATUS_GEO_CONFIGURED, &priv->status) <<
  1901. STATUS_GEO_CONFIGURED |
  1902. test_bit(STATUS_EXIT_PENDING, &priv->status) <<
  1903. STATUS_EXIT_PENDING;
  1904. goto exit;
  1905. }
  1906. /* ...otherwise clear out all the status bits but the RF Kill
  1907. * bit and continue taking the NIC down. */
  1908. priv->status &= test_bit(STATUS_RF_KILL_HW, &priv->status) <<
  1909. STATUS_RF_KILL_HW |
  1910. test_bit(STATUS_GEO_CONFIGURED, &priv->status) <<
  1911. STATUS_GEO_CONFIGURED |
  1912. test_bit(STATUS_FW_ERROR, &priv->status) <<
  1913. STATUS_FW_ERROR |
  1914. test_bit(STATUS_EXIT_PENDING, &priv->status) <<
  1915. STATUS_EXIT_PENDING;
  1916. /* device going down, Stop using ICT table */
  1917. iwl_disable_ict(priv);
  1918. iwlagn_txq_ctx_stop(priv);
  1919. iwlagn_rxq_stop(priv);
  1920. /* Power-down device's busmaster DMA clocks */
  1921. iwl_write_prph(priv, APMG_CLK_DIS_REG, APMG_CLK_VAL_DMA_CLK_RQT);
  1922. udelay(5);
  1923. /* Make sure (redundant) we've released our request to stay awake */
  1924. iwl_clear_bit(priv, CSR_GP_CNTRL, CSR_GP_CNTRL_REG_FLAG_MAC_ACCESS_REQ);
  1925. /* Stop the device, and put it in low power state */
  1926. priv->cfg->ops->lib->apm_ops.stop(priv);
  1927. exit:
  1928. memset(&priv->card_alive, 0, sizeof(struct iwl_alive_resp));
  1929. if (priv->ibss_beacon)
  1930. dev_kfree_skb(priv->ibss_beacon);
  1931. priv->ibss_beacon = NULL;
  1932. /* clear out any free frames */
  1933. iwl_clear_free_frames(priv);
  1934. }
  1935. static void iwl_down(struct iwl_priv *priv)
  1936. {
  1937. mutex_lock(&priv->mutex);
  1938. __iwl_down(priv);
  1939. mutex_unlock(&priv->mutex);
  1940. iwl_cancel_deferred_work(priv);
  1941. }
  1942. #define HW_READY_TIMEOUT (50)
  1943. static int iwl_set_hw_ready(struct iwl_priv *priv)
  1944. {
  1945. int ret = 0;
  1946. iwl_set_bit(priv, CSR_HW_IF_CONFIG_REG,
  1947. CSR_HW_IF_CONFIG_REG_BIT_NIC_READY);
  1948. /* See if we got it */
  1949. ret = iwl_poll_bit(priv, CSR_HW_IF_CONFIG_REG,
  1950. CSR_HW_IF_CONFIG_REG_BIT_NIC_READY,
  1951. CSR_HW_IF_CONFIG_REG_BIT_NIC_READY,
  1952. HW_READY_TIMEOUT);
  1953. if (ret != -ETIMEDOUT)
  1954. priv->hw_ready = true;
  1955. else
  1956. priv->hw_ready = false;
  1957. IWL_DEBUG_INFO(priv, "hardware %s\n",
  1958. (priv->hw_ready == 1) ? "ready" : "not ready");
  1959. return ret;
  1960. }
  1961. static int iwl_prepare_card_hw(struct iwl_priv *priv)
  1962. {
  1963. int ret = 0;
  1964. IWL_DEBUG_INFO(priv, "iwl_prepare_card_hw enter\n");
  1965. ret = iwl_set_hw_ready(priv);
  1966. if (priv->hw_ready)
  1967. return ret;
  1968. /* If HW is not ready, prepare the conditions to check again */
  1969. iwl_set_bit(priv, CSR_HW_IF_CONFIG_REG,
  1970. CSR_HW_IF_CONFIG_REG_PREPARE);
  1971. ret = iwl_poll_bit(priv, CSR_HW_IF_CONFIG_REG,
  1972. ~CSR_HW_IF_CONFIG_REG_BIT_NIC_PREPARE_DONE,
  1973. CSR_HW_IF_CONFIG_REG_BIT_NIC_PREPARE_DONE, 150000);
  1974. /* HW should be ready by now, check again. */
  1975. if (ret != -ETIMEDOUT)
  1976. iwl_set_hw_ready(priv);
  1977. return ret;
  1978. }
  1979. #define MAX_HW_RESTARTS 5
  1980. static int __iwl_up(struct iwl_priv *priv)
  1981. {
  1982. int i;
  1983. int ret;
  1984. if (test_bit(STATUS_EXIT_PENDING, &priv->status)) {
  1985. IWL_WARN(priv, "Exit pending; will not bring the NIC up\n");
  1986. return -EIO;
  1987. }
  1988. if (!priv->ucode_data_backup.v_addr || !priv->ucode_data.v_addr) {
  1989. IWL_ERR(priv, "ucode not available for device bringup\n");
  1990. return -EIO;
  1991. }
  1992. iwl_prepare_card_hw(priv);
  1993. if (!priv->hw_ready) {
  1994. IWL_WARN(priv, "Exit HW not ready\n");
  1995. return -EIO;
  1996. }
  1997. /* If platform's RF_KILL switch is NOT set to KILL */
  1998. if (iwl_read32(priv, CSR_GP_CNTRL) & CSR_GP_CNTRL_REG_FLAG_HW_RF_KILL_SW)
  1999. clear_bit(STATUS_RF_KILL_HW, &priv->status);
  2000. else
  2001. set_bit(STATUS_RF_KILL_HW, &priv->status);
  2002. if (iwl_is_rfkill(priv)) {
  2003. wiphy_rfkill_set_hw_state(priv->hw->wiphy, true);
  2004. iwl_enable_interrupts(priv);
  2005. IWL_WARN(priv, "Radio disabled by HW RF Kill switch\n");
  2006. return 0;
  2007. }
  2008. iwl_write32(priv, CSR_INT, 0xFFFFFFFF);
  2009. ret = iwlagn_hw_nic_init(priv);
  2010. if (ret) {
  2011. IWL_ERR(priv, "Unable to init nic\n");
  2012. return ret;
  2013. }
  2014. /* make sure rfkill handshake bits are cleared */
  2015. iwl_write32(priv, CSR_UCODE_DRV_GP1_CLR, CSR_UCODE_SW_BIT_RFKILL);
  2016. iwl_write32(priv, CSR_UCODE_DRV_GP1_CLR,
  2017. CSR_UCODE_DRV_GP1_BIT_CMD_BLOCKED);
  2018. /* clear (again), then enable host interrupts */
  2019. iwl_write32(priv, CSR_INT, 0xFFFFFFFF);
  2020. iwl_enable_interrupts(priv);
  2021. /* really make sure rfkill handshake bits are cleared */
  2022. iwl_write32(priv, CSR_UCODE_DRV_GP1_CLR, CSR_UCODE_SW_BIT_RFKILL);
  2023. iwl_write32(priv, CSR_UCODE_DRV_GP1_CLR, CSR_UCODE_SW_BIT_RFKILL);
  2024. /* Copy original ucode data image from disk into backup cache.
  2025. * This will be used to initialize the on-board processor's
  2026. * data SRAM for a clean start when the runtime program first loads. */
  2027. memcpy(priv->ucode_data_backup.v_addr, priv->ucode_data.v_addr,
  2028. priv->ucode_data.len);
  2029. for (i = 0; i < MAX_HW_RESTARTS; i++) {
  2030. /* load bootstrap state machine,
  2031. * load bootstrap program into processor's memory,
  2032. * prepare to load the "initialize" uCode */
  2033. ret = priv->cfg->ops->lib->load_ucode(priv);
  2034. if (ret) {
  2035. IWL_ERR(priv, "Unable to set up bootstrap uCode: %d\n",
  2036. ret);
  2037. continue;
  2038. }
  2039. /* start card; "initialize" will load runtime ucode */
  2040. iwl_nic_start(priv);
  2041. IWL_DEBUG_INFO(priv, DRV_NAME " is coming up\n");
  2042. return 0;
  2043. }
  2044. set_bit(STATUS_EXIT_PENDING, &priv->status);
  2045. __iwl_down(priv);
  2046. clear_bit(STATUS_EXIT_PENDING, &priv->status);
  2047. /* tried to restart and config the device for as long as our
  2048. * patience could withstand */
  2049. IWL_ERR(priv, "Unable to initialize device after %d attempts.\n", i);
  2050. return -EIO;
  2051. }
  2052. /*****************************************************************************
  2053. *
  2054. * Workqueue callbacks
  2055. *
  2056. *****************************************************************************/
  2057. static void iwl_bg_init_alive_start(struct work_struct *data)
  2058. {
  2059. struct iwl_priv *priv =
  2060. container_of(data, struct iwl_priv, init_alive_start.work);
  2061. if (test_bit(STATUS_EXIT_PENDING, &priv->status))
  2062. return;
  2063. mutex_lock(&priv->mutex);
  2064. priv->cfg->ops->lib->init_alive_start(priv);
  2065. mutex_unlock(&priv->mutex);
  2066. }
  2067. static void iwl_bg_alive_start(struct work_struct *data)
  2068. {
  2069. struct iwl_priv *priv =
  2070. container_of(data, struct iwl_priv, alive_start.work);
  2071. if (test_bit(STATUS_EXIT_PENDING, &priv->status))
  2072. return;
  2073. /* enable dram interrupt */
  2074. iwl_reset_ict(priv);
  2075. mutex_lock(&priv->mutex);
  2076. iwl_alive_start(priv);
  2077. mutex_unlock(&priv->mutex);
  2078. }
  2079. static void iwl_bg_run_time_calib_work(struct work_struct *work)
  2080. {
  2081. struct iwl_priv *priv = container_of(work, struct iwl_priv,
  2082. run_time_calib_work);
  2083. mutex_lock(&priv->mutex);
  2084. if (test_bit(STATUS_EXIT_PENDING, &priv->status) ||
  2085. test_bit(STATUS_SCANNING, &priv->status)) {
  2086. mutex_unlock(&priv->mutex);
  2087. return;
  2088. }
  2089. if (priv->start_calib) {
  2090. iwl_chain_noise_calibration(priv, &priv->statistics);
  2091. iwl_sensitivity_calibration(priv, &priv->statistics);
  2092. }
  2093. mutex_unlock(&priv->mutex);
  2094. return;
  2095. }
  2096. static void iwl_bg_restart(struct work_struct *data)
  2097. {
  2098. struct iwl_priv *priv = container_of(data, struct iwl_priv, restart);
  2099. if (test_bit(STATUS_EXIT_PENDING, &priv->status))
  2100. return;
  2101. if (test_and_clear_bit(STATUS_FW_ERROR, &priv->status)) {
  2102. mutex_lock(&priv->mutex);
  2103. priv->vif = NULL;
  2104. priv->is_open = 0;
  2105. mutex_unlock(&priv->mutex);
  2106. iwl_down(priv);
  2107. ieee80211_restart_hw(priv->hw);
  2108. } else {
  2109. iwl_down(priv);
  2110. if (test_bit(STATUS_EXIT_PENDING, &priv->status))
  2111. return;
  2112. mutex_lock(&priv->mutex);
  2113. __iwl_up(priv);
  2114. mutex_unlock(&priv->mutex);
  2115. }
  2116. }
  2117. static void iwl_bg_rx_replenish(struct work_struct *data)
  2118. {
  2119. struct iwl_priv *priv =
  2120. container_of(data, struct iwl_priv, rx_replenish);
  2121. if (test_bit(STATUS_EXIT_PENDING, &priv->status))
  2122. return;
  2123. mutex_lock(&priv->mutex);
  2124. iwlagn_rx_replenish(priv);
  2125. mutex_unlock(&priv->mutex);
  2126. }
  2127. #define IWL_DELAY_NEXT_SCAN (HZ*2)
  2128. void iwl_post_associate(struct iwl_priv *priv)
  2129. {
  2130. struct ieee80211_conf *conf = NULL;
  2131. int ret = 0;
  2132. if (priv->iw_mode == NL80211_IFTYPE_AP) {
  2133. IWL_ERR(priv, "%s Should not be called in AP mode\n", __func__);
  2134. return;
  2135. }
  2136. if (test_bit(STATUS_EXIT_PENDING, &priv->status))
  2137. return;
  2138. if (!priv->vif || !priv->is_open)
  2139. return;
  2140. iwl_scan_cancel_timeout(priv, 200);
  2141. conf = ieee80211_get_hw_conf(priv->hw);
  2142. priv->staging_rxon.filter_flags &= ~RXON_FILTER_ASSOC_MSK;
  2143. iwlcore_commit_rxon(priv);
  2144. iwl_setup_rxon_timing(priv);
  2145. ret = iwl_send_cmd_pdu(priv, REPLY_RXON_TIMING,
  2146. sizeof(priv->rxon_timing), &priv->rxon_timing);
  2147. if (ret)
  2148. IWL_WARN(priv, "REPLY_RXON_TIMING failed - "
  2149. "Attempting to continue.\n");
  2150. priv->staging_rxon.filter_flags |= RXON_FILTER_ASSOC_MSK;
  2151. iwl_set_rxon_ht(priv, &priv->current_ht_config);
  2152. if (priv->cfg->ops->hcmd->set_rxon_chain)
  2153. priv->cfg->ops->hcmd->set_rxon_chain(priv);
  2154. priv->staging_rxon.assoc_id = cpu_to_le16(priv->assoc_id);
  2155. IWL_DEBUG_ASSOC(priv, "assoc id %d beacon interval %d\n",
  2156. priv->assoc_id, priv->beacon_int);
  2157. if (priv->assoc_capability & WLAN_CAPABILITY_SHORT_PREAMBLE)
  2158. priv->staging_rxon.flags |= RXON_FLG_SHORT_PREAMBLE_MSK;
  2159. else
  2160. priv->staging_rxon.flags &= ~RXON_FLG_SHORT_PREAMBLE_MSK;
  2161. if (priv->staging_rxon.flags & RXON_FLG_BAND_24G_MSK) {
  2162. if (priv->assoc_capability & WLAN_CAPABILITY_SHORT_SLOT_TIME)
  2163. priv->staging_rxon.flags |= RXON_FLG_SHORT_SLOT_MSK;
  2164. else
  2165. priv->staging_rxon.flags &= ~RXON_FLG_SHORT_SLOT_MSK;
  2166. if (priv->iw_mode == NL80211_IFTYPE_ADHOC)
  2167. priv->staging_rxon.flags &= ~RXON_FLG_SHORT_SLOT_MSK;
  2168. }
  2169. iwlcore_commit_rxon(priv);
  2170. IWL_DEBUG_ASSOC(priv, "Associated as %d to: %pM\n",
  2171. priv->assoc_id, priv->active_rxon.bssid_addr);
  2172. switch (priv->iw_mode) {
  2173. case NL80211_IFTYPE_STATION:
  2174. break;
  2175. case NL80211_IFTYPE_ADHOC:
  2176. /* assume default assoc id */
  2177. priv->assoc_id = 1;
  2178. iwl_add_local_station(priv, priv->bssid, true);
  2179. iwl_send_beacon_cmd(priv);
  2180. break;
  2181. default:
  2182. IWL_ERR(priv, "%s Should not be called in %d mode\n",
  2183. __func__, priv->iw_mode);
  2184. break;
  2185. }
  2186. /* the chain noise calibration will enabled PM upon completion
  2187. * If chain noise has already been run, then we need to enable
  2188. * power management here */
  2189. if (priv->chain_noise_data.state == IWL_CHAIN_NOISE_DONE)
  2190. iwl_power_update_mode(priv, false);
  2191. /* Enable Rx differential gain and sensitivity calibrations */
  2192. iwl_chain_noise_reset(priv);
  2193. priv->start_calib = 1;
  2194. }
  2195. /*****************************************************************************
  2196. *
  2197. * mac80211 entry point functions
  2198. *
  2199. *****************************************************************************/
  2200. #define UCODE_READY_TIMEOUT (4 * HZ)
  2201. /*
  2202. * Not a mac80211 entry point function, but it fits in with all the
  2203. * other mac80211 functions grouped here.
  2204. */
  2205. static int iwl_mac_setup_register(struct iwl_priv *priv)
  2206. {
  2207. int ret;
  2208. struct ieee80211_hw *hw = priv->hw;
  2209. hw->rate_control_algorithm = "iwl-agn-rs";
  2210. /* Tell mac80211 our characteristics */
  2211. hw->flags = IEEE80211_HW_SIGNAL_DBM |
  2212. IEEE80211_HW_AMPDU_AGGREGATION |
  2213. IEEE80211_HW_SPECTRUM_MGMT;
  2214. if (!priv->cfg->broken_powersave)
  2215. hw->flags |= IEEE80211_HW_SUPPORTS_PS |
  2216. IEEE80211_HW_SUPPORTS_DYNAMIC_PS;
  2217. if (priv->cfg->sku & IWL_SKU_N)
  2218. hw->flags |= IEEE80211_HW_SUPPORTS_DYNAMIC_SMPS |
  2219. IEEE80211_HW_SUPPORTS_STATIC_SMPS;
  2220. hw->sta_data_size = sizeof(struct iwl_station_priv);
  2221. hw->wiphy->interface_modes =
  2222. BIT(NL80211_IFTYPE_STATION) |
  2223. BIT(NL80211_IFTYPE_ADHOC);
  2224. hw->wiphy->flags |= WIPHY_FLAG_CUSTOM_REGULATORY |
  2225. WIPHY_FLAG_DISABLE_BEACON_HINTS;
  2226. /*
  2227. * For now, disable PS by default because it affects
  2228. * RX performance significantly.
  2229. */
  2230. hw->wiphy->flags &= ~WIPHY_FLAG_PS_ON_BY_DEFAULT;
  2231. hw->wiphy->max_scan_ssids = PROBE_OPTION_MAX;
  2232. /* we create the 802.11 header and a zero-length SSID element */
  2233. hw->wiphy->max_scan_ie_len = IWL_MAX_PROBE_REQUEST - 24 - 2;
  2234. /* Default value; 4 EDCA QOS priorities */
  2235. hw->queues = 4;
  2236. hw->max_listen_interval = IWL_CONN_MAX_LISTEN_INTERVAL;
  2237. if (priv->bands[IEEE80211_BAND_2GHZ].n_channels)
  2238. priv->hw->wiphy->bands[IEEE80211_BAND_2GHZ] =
  2239. &priv->bands[IEEE80211_BAND_2GHZ];
  2240. if (priv->bands[IEEE80211_BAND_5GHZ].n_channels)
  2241. priv->hw->wiphy->bands[IEEE80211_BAND_5GHZ] =
  2242. &priv->bands[IEEE80211_BAND_5GHZ];
  2243. ret = ieee80211_register_hw(priv->hw);
  2244. if (ret) {
  2245. IWL_ERR(priv, "Failed to register hw (error %d)\n", ret);
  2246. return ret;
  2247. }
  2248. priv->mac80211_registered = 1;
  2249. return 0;
  2250. }
  2251. static int iwl_mac_start(struct ieee80211_hw *hw)
  2252. {
  2253. struct iwl_priv *priv = hw->priv;
  2254. int ret;
  2255. IWL_DEBUG_MAC80211(priv, "enter\n");
  2256. /* we should be verifying the device is ready to be opened */
  2257. mutex_lock(&priv->mutex);
  2258. ret = __iwl_up(priv);
  2259. mutex_unlock(&priv->mutex);
  2260. if (ret)
  2261. return ret;
  2262. if (iwl_is_rfkill(priv))
  2263. goto out;
  2264. IWL_DEBUG_INFO(priv, "Start UP work done.\n");
  2265. /* Wait for START_ALIVE from Run Time ucode. Otherwise callbacks from
  2266. * mac80211 will not be run successfully. */
  2267. ret = wait_event_interruptible_timeout(priv->wait_command_queue,
  2268. test_bit(STATUS_READY, &priv->status),
  2269. UCODE_READY_TIMEOUT);
  2270. if (!ret) {
  2271. if (!test_bit(STATUS_READY, &priv->status)) {
  2272. IWL_ERR(priv, "START_ALIVE timeout after %dms.\n",
  2273. jiffies_to_msecs(UCODE_READY_TIMEOUT));
  2274. return -ETIMEDOUT;
  2275. }
  2276. }
  2277. iwl_led_start(priv);
  2278. out:
  2279. priv->is_open = 1;
  2280. IWL_DEBUG_MAC80211(priv, "leave\n");
  2281. return 0;
  2282. }
  2283. static void iwl_mac_stop(struct ieee80211_hw *hw)
  2284. {
  2285. struct iwl_priv *priv = hw->priv;
  2286. IWL_DEBUG_MAC80211(priv, "enter\n");
  2287. if (!priv->is_open)
  2288. return;
  2289. priv->is_open = 0;
  2290. if (iwl_is_ready_rf(priv) || test_bit(STATUS_SCAN_HW, &priv->status)) {
  2291. /* stop mac, cancel any scan request and clear
  2292. * RXON_FILTER_ASSOC_MSK BIT
  2293. */
  2294. mutex_lock(&priv->mutex);
  2295. iwl_scan_cancel_timeout(priv, 100);
  2296. mutex_unlock(&priv->mutex);
  2297. }
  2298. iwl_down(priv);
  2299. flush_workqueue(priv->workqueue);
  2300. /* enable interrupts again in order to receive rfkill changes */
  2301. iwl_write32(priv, CSR_INT, 0xFFFFFFFF);
  2302. iwl_enable_interrupts(priv);
  2303. IWL_DEBUG_MAC80211(priv, "leave\n");
  2304. }
  2305. static int iwl_mac_tx(struct ieee80211_hw *hw, struct sk_buff *skb)
  2306. {
  2307. struct iwl_priv *priv = hw->priv;
  2308. IWL_DEBUG_MACDUMP(priv, "enter\n");
  2309. IWL_DEBUG_TX(priv, "dev->xmit(%d bytes) at rate 0x%02x\n", skb->len,
  2310. ieee80211_get_tx_rate(hw, IEEE80211_SKB_CB(skb))->bitrate);
  2311. if (iwlagn_tx_skb(priv, skb))
  2312. dev_kfree_skb_any(skb);
  2313. IWL_DEBUG_MACDUMP(priv, "leave\n");
  2314. return NETDEV_TX_OK;
  2315. }
  2316. void iwl_config_ap(struct iwl_priv *priv)
  2317. {
  2318. int ret = 0;
  2319. if (test_bit(STATUS_EXIT_PENDING, &priv->status))
  2320. return;
  2321. /* The following should be done only at AP bring up */
  2322. if (!iwl_is_associated(priv)) {
  2323. /* RXON - unassoc (to set timing command) */
  2324. priv->staging_rxon.filter_flags &= ~RXON_FILTER_ASSOC_MSK;
  2325. iwlcore_commit_rxon(priv);
  2326. /* RXON Timing */
  2327. iwl_setup_rxon_timing(priv);
  2328. ret = iwl_send_cmd_pdu(priv, REPLY_RXON_TIMING,
  2329. sizeof(priv->rxon_timing), &priv->rxon_timing);
  2330. if (ret)
  2331. IWL_WARN(priv, "REPLY_RXON_TIMING failed - "
  2332. "Attempting to continue.\n");
  2333. /* AP has all antennas */
  2334. priv->chain_noise_data.active_chains =
  2335. priv->hw_params.valid_rx_ant;
  2336. iwl_set_rxon_ht(priv, &priv->current_ht_config);
  2337. if (priv->cfg->ops->hcmd->set_rxon_chain)
  2338. priv->cfg->ops->hcmd->set_rxon_chain(priv);
  2339. /* FIXME: what should be the assoc_id for AP? */
  2340. priv->staging_rxon.assoc_id = cpu_to_le16(priv->assoc_id);
  2341. if (priv->assoc_capability & WLAN_CAPABILITY_SHORT_PREAMBLE)
  2342. priv->staging_rxon.flags |=
  2343. RXON_FLG_SHORT_PREAMBLE_MSK;
  2344. else
  2345. priv->staging_rxon.flags &=
  2346. ~RXON_FLG_SHORT_PREAMBLE_MSK;
  2347. if (priv->staging_rxon.flags & RXON_FLG_BAND_24G_MSK) {
  2348. if (priv->assoc_capability &
  2349. WLAN_CAPABILITY_SHORT_SLOT_TIME)
  2350. priv->staging_rxon.flags |=
  2351. RXON_FLG_SHORT_SLOT_MSK;
  2352. else
  2353. priv->staging_rxon.flags &=
  2354. ~RXON_FLG_SHORT_SLOT_MSK;
  2355. if (priv->iw_mode == NL80211_IFTYPE_ADHOC)
  2356. priv->staging_rxon.flags &=
  2357. ~RXON_FLG_SHORT_SLOT_MSK;
  2358. }
  2359. /* restore RXON assoc */
  2360. priv->staging_rxon.filter_flags |= RXON_FILTER_ASSOC_MSK;
  2361. iwlcore_commit_rxon(priv);
  2362. iwl_add_bcast_station(priv);
  2363. }
  2364. iwl_send_beacon_cmd(priv);
  2365. /* FIXME - we need to add code here to detect a totally new
  2366. * configuration, reset the AP, unassoc, rxon timing, assoc,
  2367. * clear sta table, add BCAST sta... */
  2368. }
  2369. static void iwl_mac_update_tkip_key(struct ieee80211_hw *hw,
  2370. struct ieee80211_vif *vif,
  2371. struct ieee80211_key_conf *keyconf,
  2372. struct ieee80211_sta *sta,
  2373. u32 iv32, u16 *phase1key)
  2374. {
  2375. struct iwl_priv *priv = hw->priv;
  2376. IWL_DEBUG_MAC80211(priv, "enter\n");
  2377. iwl_update_tkip_key(priv, keyconf,
  2378. sta ? sta->addr : iwl_bcast_addr,
  2379. iv32, phase1key);
  2380. IWL_DEBUG_MAC80211(priv, "leave\n");
  2381. }
  2382. static int iwl_mac_set_key(struct ieee80211_hw *hw, enum set_key_cmd cmd,
  2383. struct ieee80211_vif *vif,
  2384. struct ieee80211_sta *sta,
  2385. struct ieee80211_key_conf *key)
  2386. {
  2387. struct iwl_priv *priv = hw->priv;
  2388. const u8 *addr;
  2389. int ret;
  2390. u8 sta_id;
  2391. bool is_default_wep_key = false;
  2392. IWL_DEBUG_MAC80211(priv, "enter\n");
  2393. if (priv->cfg->mod_params->sw_crypto) {
  2394. IWL_DEBUG_MAC80211(priv, "leave - hwcrypto disabled\n");
  2395. return -EOPNOTSUPP;
  2396. }
  2397. addr = sta ? sta->addr : iwl_bcast_addr;
  2398. sta_id = iwl_find_station(priv, addr);
  2399. if (sta_id == IWL_INVALID_STATION) {
  2400. IWL_DEBUG_MAC80211(priv, "leave - %pM not in station map.\n",
  2401. addr);
  2402. return -EINVAL;
  2403. }
  2404. mutex_lock(&priv->mutex);
  2405. iwl_scan_cancel_timeout(priv, 100);
  2406. /*
  2407. * If we are getting WEP group key and we didn't receive any key mapping
  2408. * so far, we are in legacy wep mode (group key only), otherwise we are
  2409. * in 1X mode.
  2410. * In legacy wep mode, we use another host command to the uCode.
  2411. */
  2412. if (key->alg == ALG_WEP && !sta && vif->type != NL80211_IFTYPE_AP) {
  2413. if (cmd == SET_KEY)
  2414. is_default_wep_key = !priv->key_mapping_key;
  2415. else
  2416. is_default_wep_key =
  2417. (key->hw_key_idx == HW_KEY_DEFAULT);
  2418. }
  2419. switch (cmd) {
  2420. case SET_KEY:
  2421. if (is_default_wep_key)
  2422. ret = iwl_set_default_wep_key(priv, key);
  2423. else
  2424. ret = iwl_set_dynamic_key(priv, key, sta_id);
  2425. IWL_DEBUG_MAC80211(priv, "enable hwcrypto key\n");
  2426. break;
  2427. case DISABLE_KEY:
  2428. if (is_default_wep_key)
  2429. ret = iwl_remove_default_wep_key(priv, key);
  2430. else
  2431. ret = iwl_remove_dynamic_key(priv, key, sta_id);
  2432. IWL_DEBUG_MAC80211(priv, "disable hwcrypto key\n");
  2433. break;
  2434. default:
  2435. ret = -EINVAL;
  2436. }
  2437. mutex_unlock(&priv->mutex);
  2438. IWL_DEBUG_MAC80211(priv, "leave\n");
  2439. return ret;
  2440. }
  2441. static int iwl_mac_ampdu_action(struct ieee80211_hw *hw,
  2442. struct ieee80211_vif *vif,
  2443. enum ieee80211_ampdu_mlme_action action,
  2444. struct ieee80211_sta *sta, u16 tid, u16 *ssn)
  2445. {
  2446. struct iwl_priv *priv = hw->priv;
  2447. int ret;
  2448. IWL_DEBUG_HT(priv, "A-MPDU action on addr %pM tid %d\n",
  2449. sta->addr, tid);
  2450. if (!(priv->cfg->sku & IWL_SKU_N))
  2451. return -EACCES;
  2452. switch (action) {
  2453. case IEEE80211_AMPDU_RX_START:
  2454. IWL_DEBUG_HT(priv, "start Rx\n");
  2455. return iwl_sta_rx_agg_start(priv, sta->addr, tid, *ssn);
  2456. case IEEE80211_AMPDU_RX_STOP:
  2457. IWL_DEBUG_HT(priv, "stop Rx\n");
  2458. ret = iwl_sta_rx_agg_stop(priv, sta->addr, tid);
  2459. if (test_bit(STATUS_EXIT_PENDING, &priv->status))
  2460. return 0;
  2461. else
  2462. return ret;
  2463. case IEEE80211_AMPDU_TX_START:
  2464. IWL_DEBUG_HT(priv, "start Tx\n");
  2465. ret = iwlagn_tx_agg_start(priv, sta->addr, tid, ssn);
  2466. if (ret == 0) {
  2467. priv->_agn.agg_tids_count++;
  2468. IWL_DEBUG_HT(priv, "priv->_agn.agg_tids_count = %u\n",
  2469. priv->_agn.agg_tids_count);
  2470. }
  2471. return ret;
  2472. case IEEE80211_AMPDU_TX_STOP:
  2473. IWL_DEBUG_HT(priv, "stop Tx\n");
  2474. ret = iwlagn_tx_agg_stop(priv, sta->addr, tid);
  2475. if ((ret == 0) && (priv->_agn.agg_tids_count > 0)) {
  2476. priv->_agn.agg_tids_count--;
  2477. IWL_DEBUG_HT(priv, "priv->_agn.agg_tids_count = %u\n",
  2478. priv->_agn.agg_tids_count);
  2479. }
  2480. if (test_bit(STATUS_EXIT_PENDING, &priv->status))
  2481. return 0;
  2482. else
  2483. return ret;
  2484. case IEEE80211_AMPDU_TX_OPERATIONAL:
  2485. /* do nothing */
  2486. return -EOPNOTSUPP;
  2487. default:
  2488. IWL_DEBUG_HT(priv, "unknown\n");
  2489. return -EINVAL;
  2490. break;
  2491. }
  2492. return 0;
  2493. }
  2494. static void iwl_mac_sta_notify(struct ieee80211_hw *hw,
  2495. struct ieee80211_vif *vif,
  2496. enum sta_notify_cmd cmd,
  2497. struct ieee80211_sta *sta)
  2498. {
  2499. struct iwl_priv *priv = hw->priv;
  2500. struct iwl_station_priv *sta_priv = (void *)sta->drv_priv;
  2501. int sta_id;
  2502. switch (cmd) {
  2503. case STA_NOTIFY_SLEEP:
  2504. WARN_ON(!sta_priv->client);
  2505. sta_priv->asleep = true;
  2506. if (atomic_read(&sta_priv->pending_frames) > 0)
  2507. ieee80211_sta_block_awake(hw, sta, true);
  2508. break;
  2509. case STA_NOTIFY_AWAKE:
  2510. WARN_ON(!sta_priv->client);
  2511. if (!sta_priv->asleep)
  2512. break;
  2513. sta_priv->asleep = false;
  2514. sta_id = iwl_find_station(priv, sta->addr);
  2515. if (sta_id != IWL_INVALID_STATION)
  2516. iwl_sta_modify_ps_wake(priv, sta_id);
  2517. break;
  2518. default:
  2519. break;
  2520. }
  2521. }
  2522. static int iwlagn_mac_sta_add(struct ieee80211_hw *hw,
  2523. struct ieee80211_vif *vif,
  2524. struct ieee80211_sta *sta)
  2525. {
  2526. struct iwl_priv *priv = hw->priv;
  2527. struct iwl_station_priv *sta_priv = (void *)sta->drv_priv;
  2528. bool is_ap = priv->iw_mode == NL80211_IFTYPE_STATION;
  2529. int ret;
  2530. u8 sta_id;
  2531. IWL_DEBUG_INFO(priv, "received request to add station %pM\n",
  2532. sta->addr);
  2533. atomic_set(&sta_priv->pending_frames, 0);
  2534. if (vif->type == NL80211_IFTYPE_AP)
  2535. sta_priv->client = true;
  2536. ret = iwl_add_station_common(priv, sta->addr, is_ap, &sta->ht_cap,
  2537. &sta_id);
  2538. if (ret) {
  2539. IWL_ERR(priv, "Unable to add station %pM (%d)\n",
  2540. sta->addr, ret);
  2541. /* Should we return success if return code is EEXIST ? */
  2542. return ret;
  2543. }
  2544. /* Initialize rate scaling */
  2545. IWL_DEBUG_INFO(priv, "Initializing rate scaling for station %pM\n",
  2546. sta->addr);
  2547. iwl_rs_rate_init(priv, sta, sta_id);
  2548. return ret;
  2549. }
  2550. /*****************************************************************************
  2551. *
  2552. * sysfs attributes
  2553. *
  2554. *****************************************************************************/
  2555. #ifdef CONFIG_IWLWIFI_DEBUG
  2556. /*
  2557. * The following adds a new attribute to the sysfs representation
  2558. * of this device driver (i.e. a new file in /sys/class/net/wlan0/device/)
  2559. * used for controlling the debug level.
  2560. *
  2561. * See the level definitions in iwl for details.
  2562. *
  2563. * The debug_level being managed using sysfs below is a per device debug
  2564. * level that is used instead of the global debug level if it (the per
  2565. * device debug level) is set.
  2566. */
  2567. static ssize_t show_debug_level(struct device *d,
  2568. struct device_attribute *attr, char *buf)
  2569. {
  2570. struct iwl_priv *priv = dev_get_drvdata(d);
  2571. return sprintf(buf, "0x%08X\n", iwl_get_debug_level(priv));
  2572. }
  2573. static ssize_t store_debug_level(struct device *d,
  2574. struct device_attribute *attr,
  2575. const char *buf, size_t count)
  2576. {
  2577. struct iwl_priv *priv = dev_get_drvdata(d);
  2578. unsigned long val;
  2579. int ret;
  2580. ret = strict_strtoul(buf, 0, &val);
  2581. if (ret)
  2582. IWL_ERR(priv, "%s is not in hex or decimal form.\n", buf);
  2583. else {
  2584. priv->debug_level = val;
  2585. if (iwl_alloc_traffic_mem(priv))
  2586. IWL_ERR(priv,
  2587. "Not enough memory to generate traffic log\n");
  2588. }
  2589. return strnlen(buf, count);
  2590. }
  2591. static DEVICE_ATTR(debug_level, S_IWUSR | S_IRUGO,
  2592. show_debug_level, store_debug_level);
  2593. #endif /* CONFIG_IWLWIFI_DEBUG */
  2594. static ssize_t show_temperature(struct device *d,
  2595. struct device_attribute *attr, char *buf)
  2596. {
  2597. struct iwl_priv *priv = dev_get_drvdata(d);
  2598. if (!iwl_is_alive(priv))
  2599. return -EAGAIN;
  2600. return sprintf(buf, "%d\n", priv->temperature);
  2601. }
  2602. static DEVICE_ATTR(temperature, S_IRUGO, show_temperature, NULL);
  2603. static ssize_t show_tx_power(struct device *d,
  2604. struct device_attribute *attr, char *buf)
  2605. {
  2606. struct iwl_priv *priv = dev_get_drvdata(d);
  2607. if (!iwl_is_ready_rf(priv))
  2608. return sprintf(buf, "off\n");
  2609. else
  2610. return sprintf(buf, "%d\n", priv->tx_power_user_lmt);
  2611. }
  2612. static ssize_t store_tx_power(struct device *d,
  2613. struct device_attribute *attr,
  2614. const char *buf, size_t count)
  2615. {
  2616. struct iwl_priv *priv = dev_get_drvdata(d);
  2617. unsigned long val;
  2618. int ret;
  2619. ret = strict_strtoul(buf, 10, &val);
  2620. if (ret)
  2621. IWL_INFO(priv, "%s is not in decimal form.\n", buf);
  2622. else {
  2623. ret = iwl_set_tx_power(priv, val, false);
  2624. if (ret)
  2625. IWL_ERR(priv, "failed setting tx power (0x%d).\n",
  2626. ret);
  2627. else
  2628. ret = count;
  2629. }
  2630. return ret;
  2631. }
  2632. static DEVICE_ATTR(tx_power, S_IWUSR | S_IRUGO, show_tx_power, store_tx_power);
  2633. static ssize_t show_rts_ht_protection(struct device *d,
  2634. struct device_attribute *attr, char *buf)
  2635. {
  2636. struct iwl_priv *priv = dev_get_drvdata(d);
  2637. return sprintf(buf, "%s\n",
  2638. priv->cfg->use_rts_for_ht ? "RTS/CTS" : "CTS-to-self");
  2639. }
  2640. static ssize_t store_rts_ht_protection(struct device *d,
  2641. struct device_attribute *attr,
  2642. const char *buf, size_t count)
  2643. {
  2644. struct iwl_priv *priv = dev_get_drvdata(d);
  2645. unsigned long val;
  2646. int ret;
  2647. ret = strict_strtoul(buf, 10, &val);
  2648. if (ret)
  2649. IWL_INFO(priv, "Input is not in decimal form.\n");
  2650. else {
  2651. if (!iwl_is_associated(priv))
  2652. priv->cfg->use_rts_for_ht = val ? true : false;
  2653. else
  2654. IWL_ERR(priv, "Sta associated with AP - "
  2655. "Change protection mechanism is not allowed\n");
  2656. ret = count;
  2657. }
  2658. return ret;
  2659. }
  2660. static DEVICE_ATTR(rts_ht_protection, S_IWUSR | S_IRUGO,
  2661. show_rts_ht_protection, store_rts_ht_protection);
  2662. /*****************************************************************************
  2663. *
  2664. * driver setup and teardown
  2665. *
  2666. *****************************************************************************/
  2667. static void iwl_setup_deferred_work(struct iwl_priv *priv)
  2668. {
  2669. priv->workqueue = create_singlethread_workqueue(DRV_NAME);
  2670. init_waitqueue_head(&priv->wait_command_queue);
  2671. INIT_WORK(&priv->restart, iwl_bg_restart);
  2672. INIT_WORK(&priv->rx_replenish, iwl_bg_rx_replenish);
  2673. INIT_WORK(&priv->beacon_update, iwl_bg_beacon_update);
  2674. INIT_WORK(&priv->run_time_calib_work, iwl_bg_run_time_calib_work);
  2675. INIT_DELAYED_WORK(&priv->init_alive_start, iwl_bg_init_alive_start);
  2676. INIT_DELAYED_WORK(&priv->alive_start, iwl_bg_alive_start);
  2677. iwl_setup_scan_deferred_work(priv);
  2678. if (priv->cfg->ops->lib->setup_deferred_work)
  2679. priv->cfg->ops->lib->setup_deferred_work(priv);
  2680. init_timer(&priv->statistics_periodic);
  2681. priv->statistics_periodic.data = (unsigned long)priv;
  2682. priv->statistics_periodic.function = iwl_bg_statistics_periodic;
  2683. init_timer(&priv->ucode_trace);
  2684. priv->ucode_trace.data = (unsigned long)priv;
  2685. priv->ucode_trace.function = iwl_bg_ucode_trace;
  2686. if (priv->cfg->ops->lib->recover_from_tx_stall) {
  2687. init_timer(&priv->monitor_recover);
  2688. priv->monitor_recover.data = (unsigned long)priv;
  2689. priv->monitor_recover.function =
  2690. priv->cfg->ops->lib->recover_from_tx_stall;
  2691. }
  2692. if (!priv->cfg->use_isr_legacy)
  2693. tasklet_init(&priv->irq_tasklet, (void (*)(unsigned long))
  2694. iwl_irq_tasklet, (unsigned long)priv);
  2695. else
  2696. tasklet_init(&priv->irq_tasklet, (void (*)(unsigned long))
  2697. iwl_irq_tasklet_legacy, (unsigned long)priv);
  2698. }
  2699. static void iwl_cancel_deferred_work(struct iwl_priv *priv)
  2700. {
  2701. if (priv->cfg->ops->lib->cancel_deferred_work)
  2702. priv->cfg->ops->lib->cancel_deferred_work(priv);
  2703. cancel_delayed_work_sync(&priv->init_alive_start);
  2704. cancel_delayed_work(&priv->scan_check);
  2705. cancel_work_sync(&priv->start_internal_scan);
  2706. cancel_delayed_work(&priv->alive_start);
  2707. cancel_work_sync(&priv->beacon_update);
  2708. del_timer_sync(&priv->statistics_periodic);
  2709. del_timer_sync(&priv->ucode_trace);
  2710. if (priv->cfg->ops->lib->recover_from_tx_stall)
  2711. del_timer_sync(&priv->monitor_recover);
  2712. }
  2713. static void iwl_init_hw_rates(struct iwl_priv *priv,
  2714. struct ieee80211_rate *rates)
  2715. {
  2716. int i;
  2717. for (i = 0; i < IWL_RATE_COUNT_LEGACY; i++) {
  2718. rates[i].bitrate = iwl_rates[i].ieee * 5;
  2719. rates[i].hw_value = i; /* Rate scaling will work on indexes */
  2720. rates[i].hw_value_short = i;
  2721. rates[i].flags = 0;
  2722. if ((i >= IWL_FIRST_CCK_RATE) && (i <= IWL_LAST_CCK_RATE)) {
  2723. /*
  2724. * If CCK != 1M then set short preamble rate flag.
  2725. */
  2726. rates[i].flags |=
  2727. (iwl_rates[i].plcp == IWL_RATE_1M_PLCP) ?
  2728. 0 : IEEE80211_RATE_SHORT_PREAMBLE;
  2729. }
  2730. }
  2731. }
  2732. static int iwl_init_drv(struct iwl_priv *priv)
  2733. {
  2734. int ret;
  2735. priv->ibss_beacon = NULL;
  2736. spin_lock_init(&priv->sta_lock);
  2737. spin_lock_init(&priv->hcmd_lock);
  2738. INIT_LIST_HEAD(&priv->free_frames);
  2739. mutex_init(&priv->mutex);
  2740. mutex_init(&priv->sync_cmd_mutex);
  2741. priv->ieee_channels = NULL;
  2742. priv->ieee_rates = NULL;
  2743. priv->band = IEEE80211_BAND_2GHZ;
  2744. priv->iw_mode = NL80211_IFTYPE_STATION;
  2745. priv->current_ht_config.smps = IEEE80211_SMPS_STATIC;
  2746. priv->missed_beacon_threshold = IWL_MISSED_BEACON_THRESHOLD_DEF;
  2747. priv->_agn.agg_tids_count = 0;
  2748. /* initialize force reset */
  2749. priv->force_reset[IWL_RF_RESET].reset_duration =
  2750. IWL_DELAY_NEXT_FORCE_RF_RESET;
  2751. priv->force_reset[IWL_FW_RESET].reset_duration =
  2752. IWL_DELAY_NEXT_FORCE_FW_RELOAD;
  2753. /* Choose which receivers/antennas to use */
  2754. if (priv->cfg->ops->hcmd->set_rxon_chain)
  2755. priv->cfg->ops->hcmd->set_rxon_chain(priv);
  2756. iwl_init_scan_params(priv);
  2757. /* Set the tx_power_user_lmt to the lowest power level
  2758. * this value will get overwritten by channel max power avg
  2759. * from eeprom */
  2760. priv->tx_power_user_lmt = IWLAGN_TX_POWER_TARGET_POWER_MIN;
  2761. ret = iwl_init_channel_map(priv);
  2762. if (ret) {
  2763. IWL_ERR(priv, "initializing regulatory failed: %d\n", ret);
  2764. goto err;
  2765. }
  2766. ret = iwlcore_init_geos(priv);
  2767. if (ret) {
  2768. IWL_ERR(priv, "initializing geos failed: %d\n", ret);
  2769. goto err_free_channel_map;
  2770. }
  2771. iwl_init_hw_rates(priv, priv->ieee_rates);
  2772. return 0;
  2773. err_free_channel_map:
  2774. iwl_free_channel_map(priv);
  2775. err:
  2776. return ret;
  2777. }
  2778. static void iwl_uninit_drv(struct iwl_priv *priv)
  2779. {
  2780. iwl_calib_free_results(priv);
  2781. iwlcore_free_geos(priv);
  2782. iwl_free_channel_map(priv);
  2783. kfree(priv->scan_cmd);
  2784. }
  2785. static struct attribute *iwl_sysfs_entries[] = {
  2786. &dev_attr_temperature.attr,
  2787. &dev_attr_tx_power.attr,
  2788. &dev_attr_rts_ht_protection.attr,
  2789. #ifdef CONFIG_IWLWIFI_DEBUG
  2790. &dev_attr_debug_level.attr,
  2791. #endif
  2792. NULL
  2793. };
  2794. static struct attribute_group iwl_attribute_group = {
  2795. .name = NULL, /* put in device directory */
  2796. .attrs = iwl_sysfs_entries,
  2797. };
  2798. static struct ieee80211_ops iwl_hw_ops = {
  2799. .tx = iwl_mac_tx,
  2800. .start = iwl_mac_start,
  2801. .stop = iwl_mac_stop,
  2802. .add_interface = iwl_mac_add_interface,
  2803. .remove_interface = iwl_mac_remove_interface,
  2804. .config = iwl_mac_config,
  2805. .configure_filter = iwl_configure_filter,
  2806. .set_key = iwl_mac_set_key,
  2807. .update_tkip_key = iwl_mac_update_tkip_key,
  2808. .conf_tx = iwl_mac_conf_tx,
  2809. .reset_tsf = iwl_mac_reset_tsf,
  2810. .bss_info_changed = iwl_bss_info_changed,
  2811. .ampdu_action = iwl_mac_ampdu_action,
  2812. .hw_scan = iwl_mac_hw_scan,
  2813. .sta_notify = iwl_mac_sta_notify,
  2814. .sta_add = iwlagn_mac_sta_add,
  2815. .sta_remove = iwl_mac_sta_remove,
  2816. };
  2817. static int iwl_pci_probe(struct pci_dev *pdev, const struct pci_device_id *ent)
  2818. {
  2819. int err = 0;
  2820. struct iwl_priv *priv;
  2821. struct ieee80211_hw *hw;
  2822. struct iwl_cfg *cfg = (struct iwl_cfg *)(ent->driver_data);
  2823. unsigned long flags;
  2824. u16 pci_cmd;
  2825. /************************
  2826. * 1. Allocating HW data
  2827. ************************/
  2828. /* Disabling hardware scan means that mac80211 will perform scans
  2829. * "the hard way", rather than using device's scan. */
  2830. if (cfg->mod_params->disable_hw_scan) {
  2831. if (iwl_debug_level & IWL_DL_INFO)
  2832. dev_printk(KERN_DEBUG, &(pdev->dev),
  2833. "Disabling hw_scan\n");
  2834. iwl_hw_ops.hw_scan = NULL;
  2835. }
  2836. hw = iwl_alloc_all(cfg, &iwl_hw_ops);
  2837. if (!hw) {
  2838. err = -ENOMEM;
  2839. goto out;
  2840. }
  2841. priv = hw->priv;
  2842. /* At this point both hw and priv are allocated. */
  2843. SET_IEEE80211_DEV(hw, &pdev->dev);
  2844. IWL_DEBUG_INFO(priv, "*** LOAD DRIVER ***\n");
  2845. priv->cfg = cfg;
  2846. priv->pci_dev = pdev;
  2847. priv->inta_mask = CSR_INI_SET_MASK;
  2848. #ifdef CONFIG_IWLWIFI_DEBUG
  2849. atomic_set(&priv->restrict_refcnt, 0);
  2850. #endif
  2851. if (iwl_alloc_traffic_mem(priv))
  2852. IWL_ERR(priv, "Not enough memory to generate traffic log\n");
  2853. /**************************
  2854. * 2. Initializing PCI bus
  2855. **************************/
  2856. if (pci_enable_device(pdev)) {
  2857. err = -ENODEV;
  2858. goto out_ieee80211_free_hw;
  2859. }
  2860. pci_set_master(pdev);
  2861. err = pci_set_dma_mask(pdev, DMA_BIT_MASK(36));
  2862. if (!err)
  2863. err = pci_set_consistent_dma_mask(pdev, DMA_BIT_MASK(36));
  2864. if (err) {
  2865. err = pci_set_dma_mask(pdev, DMA_BIT_MASK(32));
  2866. if (!err)
  2867. err = pci_set_consistent_dma_mask(pdev, DMA_BIT_MASK(32));
  2868. /* both attempts failed: */
  2869. if (err) {
  2870. IWL_WARN(priv, "No suitable DMA available.\n");
  2871. goto out_pci_disable_device;
  2872. }
  2873. }
  2874. err = pci_request_regions(pdev, DRV_NAME);
  2875. if (err)
  2876. goto out_pci_disable_device;
  2877. pci_set_drvdata(pdev, priv);
  2878. /***********************
  2879. * 3. Read REV register
  2880. ***********************/
  2881. priv->hw_base = pci_iomap(pdev, 0, 0);
  2882. if (!priv->hw_base) {
  2883. err = -ENODEV;
  2884. goto out_pci_release_regions;
  2885. }
  2886. IWL_DEBUG_INFO(priv, "pci_resource_len = 0x%08llx\n",
  2887. (unsigned long long) pci_resource_len(pdev, 0));
  2888. IWL_DEBUG_INFO(priv, "pci_resource_base = %p\n", priv->hw_base);
  2889. /* these spin locks will be used in apm_ops.init and EEPROM access
  2890. * we should init now
  2891. */
  2892. spin_lock_init(&priv->reg_lock);
  2893. spin_lock_init(&priv->lock);
  2894. /*
  2895. * stop and reset the on-board processor just in case it is in a
  2896. * strange state ... like being left stranded by a primary kernel
  2897. * and this is now the kdump kernel trying to start up
  2898. */
  2899. iwl_write32(priv, CSR_RESET, CSR_RESET_REG_FLAG_NEVO_RESET);
  2900. iwl_hw_detect(priv);
  2901. IWL_INFO(priv, "Detected %s, REV=0x%X\n",
  2902. priv->cfg->name, priv->hw_rev);
  2903. /* We disable the RETRY_TIMEOUT register (0x41) to keep
  2904. * PCI Tx retries from interfering with C3 CPU state */
  2905. pci_write_config_byte(pdev, PCI_CFG_RETRY_TIMEOUT, 0x00);
  2906. iwl_prepare_card_hw(priv);
  2907. if (!priv->hw_ready) {
  2908. IWL_WARN(priv, "Failed, HW not ready\n");
  2909. goto out_iounmap;
  2910. }
  2911. /*****************
  2912. * 4. Read EEPROM
  2913. *****************/
  2914. /* Read the EEPROM */
  2915. err = iwl_eeprom_init(priv);
  2916. if (err) {
  2917. IWL_ERR(priv, "Unable to init EEPROM\n");
  2918. goto out_iounmap;
  2919. }
  2920. err = iwl_eeprom_check_version(priv);
  2921. if (err)
  2922. goto out_free_eeprom;
  2923. /* extract MAC Address */
  2924. iwl_eeprom_get_mac(priv, priv->mac_addr);
  2925. IWL_DEBUG_INFO(priv, "MAC address: %pM\n", priv->mac_addr);
  2926. SET_IEEE80211_PERM_ADDR(priv->hw, priv->mac_addr);
  2927. /************************
  2928. * 5. Setup HW constants
  2929. ************************/
  2930. if (iwl_set_hw_params(priv)) {
  2931. IWL_ERR(priv, "failed to set hw parameters\n");
  2932. goto out_free_eeprom;
  2933. }
  2934. /*******************
  2935. * 6. Setup priv
  2936. *******************/
  2937. err = iwl_init_drv(priv);
  2938. if (err)
  2939. goto out_free_eeprom;
  2940. /* At this point both hw and priv are initialized. */
  2941. /********************
  2942. * 7. Setup services
  2943. ********************/
  2944. spin_lock_irqsave(&priv->lock, flags);
  2945. iwl_disable_interrupts(priv);
  2946. spin_unlock_irqrestore(&priv->lock, flags);
  2947. pci_enable_msi(priv->pci_dev);
  2948. iwl_alloc_isr_ict(priv);
  2949. err = request_irq(priv->pci_dev->irq, priv->cfg->ops->lib->isr,
  2950. IRQF_SHARED, DRV_NAME, priv);
  2951. if (err) {
  2952. IWL_ERR(priv, "Error allocating IRQ %d\n", priv->pci_dev->irq);
  2953. goto out_disable_msi;
  2954. }
  2955. err = sysfs_create_group(&pdev->dev.kobj, &iwl_attribute_group);
  2956. if (err) {
  2957. IWL_ERR(priv, "failed to create sysfs device attributes\n");
  2958. goto out_free_irq;
  2959. }
  2960. iwl_setup_deferred_work(priv);
  2961. iwl_setup_rx_handlers(priv);
  2962. /*********************************************
  2963. * 8. Enable interrupts and read RFKILL state
  2964. *********************************************/
  2965. /* enable interrupts if needed: hw bug w/a */
  2966. pci_read_config_word(priv->pci_dev, PCI_COMMAND, &pci_cmd);
  2967. if (pci_cmd & PCI_COMMAND_INTX_DISABLE) {
  2968. pci_cmd &= ~PCI_COMMAND_INTX_DISABLE;
  2969. pci_write_config_word(priv->pci_dev, PCI_COMMAND, pci_cmd);
  2970. }
  2971. iwl_enable_interrupts(priv);
  2972. /* If platform's RF_KILL switch is NOT set to KILL */
  2973. if (iwl_read32(priv, CSR_GP_CNTRL) & CSR_GP_CNTRL_REG_FLAG_HW_RF_KILL_SW)
  2974. clear_bit(STATUS_RF_KILL_HW, &priv->status);
  2975. else
  2976. set_bit(STATUS_RF_KILL_HW, &priv->status);
  2977. wiphy_rfkill_set_hw_state(priv->hw->wiphy,
  2978. test_bit(STATUS_RF_KILL_HW, &priv->status));
  2979. iwl_power_initialize(priv);
  2980. iwl_tt_initialize(priv);
  2981. err = iwl_request_firmware(priv, true);
  2982. if (err)
  2983. goto out_remove_sysfs;
  2984. return 0;
  2985. out_remove_sysfs:
  2986. destroy_workqueue(priv->workqueue);
  2987. priv->workqueue = NULL;
  2988. sysfs_remove_group(&pdev->dev.kobj, &iwl_attribute_group);
  2989. out_free_irq:
  2990. free_irq(priv->pci_dev->irq, priv);
  2991. iwl_free_isr_ict(priv);
  2992. out_disable_msi:
  2993. pci_disable_msi(priv->pci_dev);
  2994. iwl_uninit_drv(priv);
  2995. out_free_eeprom:
  2996. iwl_eeprom_free(priv);
  2997. out_iounmap:
  2998. pci_iounmap(pdev, priv->hw_base);
  2999. out_pci_release_regions:
  3000. pci_set_drvdata(pdev, NULL);
  3001. pci_release_regions(pdev);
  3002. out_pci_disable_device:
  3003. pci_disable_device(pdev);
  3004. out_ieee80211_free_hw:
  3005. iwl_free_traffic_mem(priv);
  3006. ieee80211_free_hw(priv->hw);
  3007. out:
  3008. return err;
  3009. }
  3010. static void __devexit iwl_pci_remove(struct pci_dev *pdev)
  3011. {
  3012. struct iwl_priv *priv = pci_get_drvdata(pdev);
  3013. unsigned long flags;
  3014. if (!priv)
  3015. return;
  3016. IWL_DEBUG_INFO(priv, "*** UNLOAD DRIVER ***\n");
  3017. iwl_dbgfs_unregister(priv);
  3018. sysfs_remove_group(&pdev->dev.kobj, &iwl_attribute_group);
  3019. /* ieee80211_unregister_hw call wil cause iwl_mac_stop to
  3020. * to be called and iwl_down since we are removing the device
  3021. * we need to set STATUS_EXIT_PENDING bit.
  3022. */
  3023. set_bit(STATUS_EXIT_PENDING, &priv->status);
  3024. if (priv->mac80211_registered) {
  3025. ieee80211_unregister_hw(priv->hw);
  3026. priv->mac80211_registered = 0;
  3027. } else {
  3028. iwl_down(priv);
  3029. }
  3030. /*
  3031. * Make sure device is reset to low power before unloading driver.
  3032. * This may be redundant with iwl_down(), but there are paths to
  3033. * run iwl_down() without calling apm_ops.stop(), and there are
  3034. * paths to avoid running iwl_down() at all before leaving driver.
  3035. * This (inexpensive) call *makes sure* device is reset.
  3036. */
  3037. priv->cfg->ops->lib->apm_ops.stop(priv);
  3038. iwl_tt_exit(priv);
  3039. /* make sure we flush any pending irq or
  3040. * tasklet for the driver
  3041. */
  3042. spin_lock_irqsave(&priv->lock, flags);
  3043. iwl_disable_interrupts(priv);
  3044. spin_unlock_irqrestore(&priv->lock, flags);
  3045. iwl_synchronize_irq(priv);
  3046. iwl_dealloc_ucode_pci(priv);
  3047. if (priv->rxq.bd)
  3048. iwlagn_rx_queue_free(priv, &priv->rxq);
  3049. iwlagn_hw_txq_ctx_free(priv);
  3050. iwl_eeprom_free(priv);
  3051. /*netif_stop_queue(dev); */
  3052. flush_workqueue(priv->workqueue);
  3053. /* ieee80211_unregister_hw calls iwl_mac_stop, which flushes
  3054. * priv->workqueue... so we can't take down the workqueue
  3055. * until now... */
  3056. destroy_workqueue(priv->workqueue);
  3057. priv->workqueue = NULL;
  3058. iwl_free_traffic_mem(priv);
  3059. free_irq(priv->pci_dev->irq, priv);
  3060. pci_disable_msi(priv->pci_dev);
  3061. pci_iounmap(pdev, priv->hw_base);
  3062. pci_release_regions(pdev);
  3063. pci_disable_device(pdev);
  3064. pci_set_drvdata(pdev, NULL);
  3065. iwl_uninit_drv(priv);
  3066. iwl_free_isr_ict(priv);
  3067. if (priv->ibss_beacon)
  3068. dev_kfree_skb(priv->ibss_beacon);
  3069. ieee80211_free_hw(priv->hw);
  3070. }
  3071. /*****************************************************************************
  3072. *
  3073. * driver and module entry point
  3074. *
  3075. *****************************************************************************/
  3076. /* Hardware specific file defines the PCI IDs table for that hardware module */
  3077. static DEFINE_PCI_DEVICE_TABLE(iwl_hw_card_ids) = {
  3078. #ifdef CONFIG_IWL4965
  3079. {IWL_PCI_DEVICE(0x4229, PCI_ANY_ID, iwl4965_agn_cfg)},
  3080. {IWL_PCI_DEVICE(0x4230, PCI_ANY_ID, iwl4965_agn_cfg)},
  3081. #endif /* CONFIG_IWL4965 */
  3082. #ifdef CONFIG_IWL5000
  3083. /* 5100 Series WiFi */
  3084. {IWL_PCI_DEVICE(0x4232, 0x1201, iwl5100_agn_cfg)}, /* Mini Card */
  3085. {IWL_PCI_DEVICE(0x4232, 0x1301, iwl5100_agn_cfg)}, /* Half Mini Card */
  3086. {IWL_PCI_DEVICE(0x4232, 0x1204, iwl5100_agn_cfg)}, /* Mini Card */
  3087. {IWL_PCI_DEVICE(0x4232, 0x1304, iwl5100_agn_cfg)}, /* Half Mini Card */
  3088. {IWL_PCI_DEVICE(0x4232, 0x1205, iwl5100_bgn_cfg)}, /* Mini Card */
  3089. {IWL_PCI_DEVICE(0x4232, 0x1305, iwl5100_bgn_cfg)}, /* Half Mini Card */
  3090. {IWL_PCI_DEVICE(0x4232, 0x1206, iwl5100_abg_cfg)}, /* Mini Card */
  3091. {IWL_PCI_DEVICE(0x4232, 0x1306, iwl5100_abg_cfg)}, /* Half Mini Card */
  3092. {IWL_PCI_DEVICE(0x4232, 0x1221, iwl5100_agn_cfg)}, /* Mini Card */
  3093. {IWL_PCI_DEVICE(0x4232, 0x1321, iwl5100_agn_cfg)}, /* Half Mini Card */
  3094. {IWL_PCI_DEVICE(0x4232, 0x1224, iwl5100_agn_cfg)}, /* Mini Card */
  3095. {IWL_PCI_DEVICE(0x4232, 0x1324, iwl5100_agn_cfg)}, /* Half Mini Card */
  3096. {IWL_PCI_DEVICE(0x4232, 0x1225, iwl5100_bgn_cfg)}, /* Mini Card */
  3097. {IWL_PCI_DEVICE(0x4232, 0x1325, iwl5100_bgn_cfg)}, /* Half Mini Card */
  3098. {IWL_PCI_DEVICE(0x4232, 0x1226, iwl5100_abg_cfg)}, /* Mini Card */
  3099. {IWL_PCI_DEVICE(0x4232, 0x1326, iwl5100_abg_cfg)}, /* Half Mini Card */
  3100. {IWL_PCI_DEVICE(0x4237, 0x1211, iwl5100_agn_cfg)}, /* Mini Card */
  3101. {IWL_PCI_DEVICE(0x4237, 0x1311, iwl5100_agn_cfg)}, /* Half Mini Card */
  3102. {IWL_PCI_DEVICE(0x4237, 0x1214, iwl5100_agn_cfg)}, /* Mini Card */
  3103. {IWL_PCI_DEVICE(0x4237, 0x1314, iwl5100_agn_cfg)}, /* Half Mini Card */
  3104. {IWL_PCI_DEVICE(0x4237, 0x1215, iwl5100_bgn_cfg)}, /* Mini Card */
  3105. {IWL_PCI_DEVICE(0x4237, 0x1315, iwl5100_bgn_cfg)}, /* Half Mini Card */
  3106. {IWL_PCI_DEVICE(0x4237, 0x1216, iwl5100_abg_cfg)}, /* Mini Card */
  3107. {IWL_PCI_DEVICE(0x4237, 0x1316, iwl5100_abg_cfg)}, /* Half Mini Card */
  3108. /* 5300 Series WiFi */
  3109. {IWL_PCI_DEVICE(0x4235, 0x1021, iwl5300_agn_cfg)}, /* Mini Card */
  3110. {IWL_PCI_DEVICE(0x4235, 0x1121, iwl5300_agn_cfg)}, /* Half Mini Card */
  3111. {IWL_PCI_DEVICE(0x4235, 0x1024, iwl5300_agn_cfg)}, /* Mini Card */
  3112. {IWL_PCI_DEVICE(0x4235, 0x1124, iwl5300_agn_cfg)}, /* Half Mini Card */
  3113. {IWL_PCI_DEVICE(0x4235, 0x1001, iwl5300_agn_cfg)}, /* Mini Card */
  3114. {IWL_PCI_DEVICE(0x4235, 0x1101, iwl5300_agn_cfg)}, /* Half Mini Card */
  3115. {IWL_PCI_DEVICE(0x4235, 0x1004, iwl5300_agn_cfg)}, /* Mini Card */
  3116. {IWL_PCI_DEVICE(0x4235, 0x1104, iwl5300_agn_cfg)}, /* Half Mini Card */
  3117. {IWL_PCI_DEVICE(0x4236, 0x1011, iwl5300_agn_cfg)}, /* Mini Card */
  3118. {IWL_PCI_DEVICE(0x4236, 0x1111, iwl5300_agn_cfg)}, /* Half Mini Card */
  3119. {IWL_PCI_DEVICE(0x4236, 0x1014, iwl5300_agn_cfg)}, /* Mini Card */
  3120. {IWL_PCI_DEVICE(0x4236, 0x1114, iwl5300_agn_cfg)}, /* Half Mini Card */
  3121. /* 5350 Series WiFi/WiMax */
  3122. {IWL_PCI_DEVICE(0x423A, 0x1001, iwl5350_agn_cfg)}, /* Mini Card */
  3123. {IWL_PCI_DEVICE(0x423A, 0x1021, iwl5350_agn_cfg)}, /* Mini Card */
  3124. {IWL_PCI_DEVICE(0x423B, 0x1011, iwl5350_agn_cfg)}, /* Mini Card */
  3125. /* 5150 Series Wifi/WiMax */
  3126. {IWL_PCI_DEVICE(0x423C, 0x1201, iwl5150_agn_cfg)}, /* Mini Card */
  3127. {IWL_PCI_DEVICE(0x423C, 0x1301, iwl5150_agn_cfg)}, /* Half Mini Card */
  3128. {IWL_PCI_DEVICE(0x423C, 0x1206, iwl5150_abg_cfg)}, /* Mini Card */
  3129. {IWL_PCI_DEVICE(0x423C, 0x1306, iwl5150_abg_cfg)}, /* Half Mini Card */
  3130. {IWL_PCI_DEVICE(0x423C, 0x1221, iwl5150_agn_cfg)}, /* Mini Card */
  3131. {IWL_PCI_DEVICE(0x423C, 0x1321, iwl5150_agn_cfg)}, /* Half Mini Card */
  3132. {IWL_PCI_DEVICE(0x423D, 0x1211, iwl5150_agn_cfg)}, /* Mini Card */
  3133. {IWL_PCI_DEVICE(0x423D, 0x1311, iwl5150_agn_cfg)}, /* Half Mini Card */
  3134. {IWL_PCI_DEVICE(0x423D, 0x1216, iwl5150_abg_cfg)}, /* Mini Card */
  3135. {IWL_PCI_DEVICE(0x423D, 0x1316, iwl5150_abg_cfg)}, /* Half Mini Card */
  3136. /* 6x00 Series */
  3137. {IWL_PCI_DEVICE(0x422B, 0x1101, iwl6000_3agn_cfg)},
  3138. {IWL_PCI_DEVICE(0x422B, 0x1121, iwl6000_3agn_cfg)},
  3139. {IWL_PCI_DEVICE(0x422C, 0x1301, iwl6000i_2agn_cfg)},
  3140. {IWL_PCI_DEVICE(0x422C, 0x1306, iwl6000i_2abg_cfg)},
  3141. {IWL_PCI_DEVICE(0x422C, 0x1307, iwl6000i_2bg_cfg)},
  3142. {IWL_PCI_DEVICE(0x422C, 0x1321, iwl6000i_2agn_cfg)},
  3143. {IWL_PCI_DEVICE(0x422C, 0x1326, iwl6000i_2abg_cfg)},
  3144. {IWL_PCI_DEVICE(0x4238, 0x1111, iwl6000_3agn_cfg)},
  3145. {IWL_PCI_DEVICE(0x4239, 0x1311, iwl6000i_2agn_cfg)},
  3146. {IWL_PCI_DEVICE(0x4239, 0x1316, iwl6000i_2abg_cfg)},
  3147. /* 6x00 Series Gen2 */
  3148. {IWL_PCI_DEVICE(0x0082, 0x1201, iwl6000g2_2agn_cfg)},
  3149. {IWL_PCI_DEVICE(0x0082, 0x1301, iwl6000g2_2agn_cfg)},
  3150. {IWL_PCI_DEVICE(0x0082, 0x1321, iwl6000g2_2agn_cfg)},
  3151. {IWL_PCI_DEVICE(0x0085, 0x1311, iwl6000g2_2agn_cfg)},
  3152. /* 6x50 WiFi/WiMax Series */
  3153. {IWL_PCI_DEVICE(0x0087, 0x1301, iwl6050_2agn_cfg)},
  3154. {IWL_PCI_DEVICE(0x0087, 0x1306, iwl6050_2abg_cfg)},
  3155. {IWL_PCI_DEVICE(0x0087, 0x1321, iwl6050_2agn_cfg)},
  3156. {IWL_PCI_DEVICE(0x0087, 0x1326, iwl6050_2abg_cfg)},
  3157. {IWL_PCI_DEVICE(0x0089, 0x1311, iwl6050_2agn_cfg)},
  3158. {IWL_PCI_DEVICE(0x0089, 0x1316, iwl6050_2abg_cfg)},
  3159. /* 1000 Series WiFi */
  3160. {IWL_PCI_DEVICE(0x0083, 0x1205, iwl1000_bgn_cfg)},
  3161. {IWL_PCI_DEVICE(0x0083, 0x1305, iwl1000_bgn_cfg)},
  3162. {IWL_PCI_DEVICE(0x0083, 0x1225, iwl1000_bgn_cfg)},
  3163. {IWL_PCI_DEVICE(0x0083, 0x1325, iwl1000_bgn_cfg)},
  3164. {IWL_PCI_DEVICE(0x0084, 0x1215, iwl1000_bgn_cfg)},
  3165. {IWL_PCI_DEVICE(0x0084, 0x1315, iwl1000_bgn_cfg)},
  3166. {IWL_PCI_DEVICE(0x0083, 0x1206, iwl1000_bg_cfg)},
  3167. {IWL_PCI_DEVICE(0x0083, 0x1306, iwl1000_bg_cfg)},
  3168. {IWL_PCI_DEVICE(0x0083, 0x1226, iwl1000_bg_cfg)},
  3169. {IWL_PCI_DEVICE(0x0083, 0x1326, iwl1000_bg_cfg)},
  3170. {IWL_PCI_DEVICE(0x0084, 0x1216, iwl1000_bg_cfg)},
  3171. {IWL_PCI_DEVICE(0x0084, 0x1316, iwl1000_bg_cfg)},
  3172. #endif /* CONFIG_IWL5000 */
  3173. {0}
  3174. };
  3175. MODULE_DEVICE_TABLE(pci, iwl_hw_card_ids);
  3176. static struct pci_driver iwl_driver = {
  3177. .name = DRV_NAME,
  3178. .id_table = iwl_hw_card_ids,
  3179. .probe = iwl_pci_probe,
  3180. .remove = __devexit_p(iwl_pci_remove),
  3181. #ifdef CONFIG_PM
  3182. .suspend = iwl_pci_suspend,
  3183. .resume = iwl_pci_resume,
  3184. #endif
  3185. };
  3186. static int __init iwl_init(void)
  3187. {
  3188. int ret;
  3189. printk(KERN_INFO DRV_NAME ": " DRV_DESCRIPTION ", " DRV_VERSION "\n");
  3190. printk(KERN_INFO DRV_NAME ": " DRV_COPYRIGHT "\n");
  3191. ret = iwlagn_rate_control_register();
  3192. if (ret) {
  3193. printk(KERN_ERR DRV_NAME
  3194. "Unable to register rate control algorithm: %d\n", ret);
  3195. return ret;
  3196. }
  3197. ret = pci_register_driver(&iwl_driver);
  3198. if (ret) {
  3199. printk(KERN_ERR DRV_NAME "Unable to initialize PCI module\n");
  3200. goto error_register;
  3201. }
  3202. return ret;
  3203. error_register:
  3204. iwlagn_rate_control_unregister();
  3205. return ret;
  3206. }
  3207. static void __exit iwl_exit(void)
  3208. {
  3209. pci_unregister_driver(&iwl_driver);
  3210. iwlagn_rate_control_unregister();
  3211. }
  3212. module_exit(iwl_exit);
  3213. module_init(iwl_init);
  3214. #ifdef CONFIG_IWLWIFI_DEBUG
  3215. module_param_named(debug50, iwl_debug_level, uint, S_IRUGO);
  3216. MODULE_PARM_DESC(debug50, "50XX debug output mask (deprecated)");
  3217. module_param_named(debug, iwl_debug_level, uint, S_IRUGO | S_IWUSR);
  3218. MODULE_PARM_DESC(debug, "debug output mask");
  3219. #endif
  3220. module_param_named(swcrypto50, iwlagn_mod_params.sw_crypto, bool, S_IRUGO);
  3221. MODULE_PARM_DESC(swcrypto50,
  3222. "using crypto in software (default 0 [hardware]) (deprecated)");
  3223. module_param_named(swcrypto, iwlagn_mod_params.sw_crypto, int, S_IRUGO);
  3224. MODULE_PARM_DESC(swcrypto, "using crypto in software (default 0 [hardware])");
  3225. module_param_named(queues_num50,
  3226. iwlagn_mod_params.num_of_queues, int, S_IRUGO);
  3227. MODULE_PARM_DESC(queues_num50,
  3228. "number of hw queues in 50xx series (deprecated)");
  3229. module_param_named(queues_num, iwlagn_mod_params.num_of_queues, int, S_IRUGO);
  3230. MODULE_PARM_DESC(queues_num, "number of hw queues.");
  3231. module_param_named(11n_disable50, iwlagn_mod_params.disable_11n, int, S_IRUGO);
  3232. MODULE_PARM_DESC(11n_disable50, "disable 50XX 11n functionality (deprecated)");
  3233. module_param_named(11n_disable, iwlagn_mod_params.disable_11n, int, S_IRUGO);
  3234. MODULE_PARM_DESC(11n_disable, "disable 11n functionality");
  3235. module_param_named(amsdu_size_8K50, iwlagn_mod_params.amsdu_size_8K,
  3236. int, S_IRUGO);
  3237. MODULE_PARM_DESC(amsdu_size_8K50,
  3238. "enable 8K amsdu size in 50XX series (deprecated)");
  3239. module_param_named(amsdu_size_8K, iwlagn_mod_params.amsdu_size_8K,
  3240. int, S_IRUGO);
  3241. MODULE_PARM_DESC(amsdu_size_8K, "enable 8K amsdu size");
  3242. module_param_named(fw_restart50, iwlagn_mod_params.restart_fw, int, S_IRUGO);
  3243. MODULE_PARM_DESC(fw_restart50,
  3244. "restart firmware in case of error (deprecated)");
  3245. module_param_named(fw_restart, iwlagn_mod_params.restart_fw, int, S_IRUGO);
  3246. MODULE_PARM_DESC(fw_restart, "restart firmware in case of error");
  3247. module_param_named(
  3248. disable_hw_scan, iwlagn_mod_params.disable_hw_scan, int, S_IRUGO);
  3249. MODULE_PARM_DESC(disable_hw_scan, "disable hardware scanning (default 0)");