netxen_nic_init.c 35 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313314315316317318319320321322323324325326327328329330331332333334335336337338339340341342343344345346347348349350351352353354355356357358359360361362363364365366367368369370371372373374375376377378379380381382383384385386387388389390391392393394395396397398399400401402403404405406407408409410411412413414415416417418419420421422423424425426427428429430431432433434435436437438439440441442443444445446447448449450451452453454455456457458459460461462463464465466467468469470471472473474475476477478479480481482483484485486487488489490491492493494495496497498499500501502503504505506507508509510511512513514515516517518519520521522523524525526527528529530531532533534535536537538539540541542543544545546547548549550551552553554555556557558559560561562563564565566567568569570571572573574575576577578579580581582583584585586587588589590591592593594595596597598599600601602603604605606607608609610611612613614615616617618619620621622623624625626627628629630631632633634635636637638639640641642643644645646647648649650651652653654655656657658659660661662663664665666667668669670671672673674675676677678679680681682683684685686687688689690691692693694695696697698699700701702703704705706707708709710711712713714715716717718719720721722723724725726727728729730731732733734735736737738739740741742743744745746747748749750751752753754755756757758759760761762763764765766767768769770771772773774775776777778779780781782783784785786787788789790791792793794795796797798799800801802803804805806807808809810811812813814815816817818819820821822823824825826827828829830831832833834835836837838839840841842843844845846847848849850851852853854855856857858859860861862863864865866867868869870871872873874875876877878879880881882883884885886887888889890891892893894895896897898899900901902903904905906907908909910911912913914915916917918919920921922923924925926927928929930931932933934935936937938939940941942943944945946947948949950951952953954955956957958959960961962963964965966967968969970971972973974975976977978979980981982983984985986987988989990991992993994995996997998999100010011002100310041005100610071008100910101011101210131014101510161017101810191020102110221023102410251026102710281029103010311032103310341035103610371038103910401041104210431044104510461047104810491050105110521053105410551056105710581059106010611062106310641065106610671068106910701071107210731074107510761077107810791080108110821083108410851086108710881089109010911092109310941095109610971098109911001101110211031104110511061107110811091110111111121113111411151116111711181119112011211122112311241125112611271128112911301131113211331134113511361137113811391140114111421143114411451146114711481149115011511152115311541155115611571158115911601161116211631164116511661167116811691170117111721173117411751176117711781179118011811182118311841185118611871188118911901191119211931194119511961197119811991200120112021203120412051206120712081209121012111212121312141215121612171218121912201221122212231224122512261227122812291230123112321233123412351236123712381239124012411242124312441245124612471248124912501251125212531254125512561257125812591260126112621263126412651266126712681269127012711272127312741275127612771278127912801281128212831284128512861287128812891290129112921293129412951296129712981299130013011302130313041305
  1. /*
  2. * Copyright (C) 2003 - 2006 NetXen, Inc.
  3. * All rights reserved.
  4. *
  5. * This program is free software; you can redistribute it and/or
  6. * modify it under the terms of the GNU General Public License
  7. * as published by the Free Software Foundation; either version 2
  8. * of the License, or (at your option) any later version.
  9. *
  10. * This program is distributed in the hope that it will be useful, but
  11. * WITHOUT ANY WARRANTY; without even the implied warranty of
  12. * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
  13. * GNU General Public License for more details.
  14. *
  15. * You should have received a copy of the GNU General Public License
  16. * along with this program; if not, write to the Free Software
  17. * Foundation, Inc., 59 Temple Place - Suite 330, Boston,
  18. * MA 02111-1307, USA.
  19. *
  20. * The full GNU General Public License is included in this distribution
  21. * in the file called LICENSE.
  22. *
  23. * Contact Information:
  24. * info@netxen.com
  25. * NetXen,
  26. * 3965 Freedom Circle, Fourth floor,
  27. * Santa Clara, CA 95054
  28. *
  29. *
  30. * Source file for NIC routines to initialize the Phantom Hardware
  31. *
  32. */
  33. #include <linux/netdevice.h>
  34. #include <linux/delay.h>
  35. #include "netxen_nic.h"
  36. #include "netxen_nic_hw.h"
  37. #include "netxen_nic_ioctl.h"
  38. #include "netxen_nic_phan_reg.h"
  39. struct crb_addr_pair {
  40. long addr;
  41. long data;
  42. };
  43. #define NETXEN_MAX_CRB_XFORM 60
  44. static unsigned int crb_addr_xform[NETXEN_MAX_CRB_XFORM];
  45. #define NETXEN_ADDR_ERROR ((unsigned long ) 0xffffffff )
  46. #define crb_addr_transform(name) \
  47. crb_addr_xform[NETXEN_HW_PX_MAP_CRB_##name] = \
  48. NETXEN_HW_CRB_HUB_AGT_ADR_##name << 20
  49. #define NETXEN_NIC_XDMA_RESET 0x8000ff
  50. static inline void
  51. netxen_nic_locked_write_reg(struct netxen_adapter *adapter,
  52. unsigned long off, int *data)
  53. {
  54. void __iomem *addr = pci_base_offset(adapter, off);
  55. writel(*data, addr);
  56. }
  57. static void crb_addr_transform_setup(void)
  58. {
  59. crb_addr_transform(XDMA);
  60. crb_addr_transform(TIMR);
  61. crb_addr_transform(SRE);
  62. crb_addr_transform(SQN3);
  63. crb_addr_transform(SQN2);
  64. crb_addr_transform(SQN1);
  65. crb_addr_transform(SQN0);
  66. crb_addr_transform(SQS3);
  67. crb_addr_transform(SQS2);
  68. crb_addr_transform(SQS1);
  69. crb_addr_transform(SQS0);
  70. crb_addr_transform(RPMX7);
  71. crb_addr_transform(RPMX6);
  72. crb_addr_transform(RPMX5);
  73. crb_addr_transform(RPMX4);
  74. crb_addr_transform(RPMX3);
  75. crb_addr_transform(RPMX2);
  76. crb_addr_transform(RPMX1);
  77. crb_addr_transform(RPMX0);
  78. crb_addr_transform(ROMUSB);
  79. crb_addr_transform(SN);
  80. crb_addr_transform(QMN);
  81. crb_addr_transform(QMS);
  82. crb_addr_transform(PGNI);
  83. crb_addr_transform(PGND);
  84. crb_addr_transform(PGN3);
  85. crb_addr_transform(PGN2);
  86. crb_addr_transform(PGN1);
  87. crb_addr_transform(PGN0);
  88. crb_addr_transform(PGSI);
  89. crb_addr_transform(PGSD);
  90. crb_addr_transform(PGS3);
  91. crb_addr_transform(PGS2);
  92. crb_addr_transform(PGS1);
  93. crb_addr_transform(PGS0);
  94. crb_addr_transform(PS);
  95. crb_addr_transform(PH);
  96. crb_addr_transform(NIU);
  97. crb_addr_transform(I2Q);
  98. crb_addr_transform(EG);
  99. crb_addr_transform(MN);
  100. crb_addr_transform(MS);
  101. crb_addr_transform(CAS2);
  102. crb_addr_transform(CAS1);
  103. crb_addr_transform(CAS0);
  104. crb_addr_transform(CAM);
  105. crb_addr_transform(C2C1);
  106. crb_addr_transform(C2C0);
  107. }
  108. int netxen_init_firmware(struct netxen_adapter *adapter)
  109. {
  110. u32 state = 0, loops = 0, err = 0;
  111. /* Window 1 call */
  112. state = readl(NETXEN_CRB_NORMALIZE(adapter, CRB_CMDPEG_STATE));
  113. if (state == PHAN_INITIALIZE_ACK)
  114. return 0;
  115. while (state != PHAN_INITIALIZE_COMPLETE && loops < 2000) {
  116. udelay(100);
  117. /* Window 1 call */
  118. state = readl(NETXEN_CRB_NORMALIZE(adapter, CRB_CMDPEG_STATE));
  119. loops++;
  120. }
  121. if (loops >= 2000) {
  122. printk(KERN_ERR "Cmd Peg initialization not complete:%x.\n",
  123. state);
  124. err = -EIO;
  125. return err;
  126. }
  127. /* Window 1 call */
  128. writel(PHAN_INITIALIZE_ACK,
  129. NETXEN_CRB_NORMALIZE(adapter, CRB_CMDPEG_STATE));
  130. return err;
  131. }
  132. #define NETXEN_ADDR_LIMIT 0xffffffffULL
  133. void *netxen_alloc(struct pci_dev *pdev, size_t sz, dma_addr_t * ptr,
  134. struct pci_dev **used_dev)
  135. {
  136. void *addr;
  137. addr = pci_alloc_consistent(pdev, sz, ptr);
  138. if ((unsigned long long)(*ptr) < NETXEN_ADDR_LIMIT) {
  139. *used_dev = pdev;
  140. return addr;
  141. }
  142. pci_free_consistent(pdev, sz, addr, *ptr);
  143. addr = pci_alloc_consistent(NULL, sz, ptr);
  144. *used_dev = NULL;
  145. return addr;
  146. }
  147. void netxen_initialize_adapter_sw(struct netxen_adapter *adapter)
  148. {
  149. int ctxid, ring;
  150. u32 i;
  151. u32 num_rx_bufs = 0;
  152. struct netxen_rcv_desc_ctx *rcv_desc;
  153. DPRINTK(INFO, "initializing some queues: %p\n", adapter);
  154. for (ctxid = 0; ctxid < MAX_RCV_CTX; ++ctxid) {
  155. for (ring = 0; ring < NUM_RCV_DESC_RINGS; ring++) {
  156. struct netxen_rx_buffer *rx_buf;
  157. rcv_desc = &adapter->recv_ctx[ctxid].rcv_desc[ring];
  158. rcv_desc->rcv_free = rcv_desc->max_rx_desc_count;
  159. rcv_desc->begin_alloc = 0;
  160. rx_buf = rcv_desc->rx_buf_arr;
  161. num_rx_bufs = rcv_desc->max_rx_desc_count;
  162. /*
  163. * Now go through all of them, set reference handles
  164. * and put them in the queues.
  165. */
  166. for (i = 0; i < num_rx_bufs; i++) {
  167. rx_buf->ref_handle = i;
  168. rx_buf->state = NETXEN_BUFFER_FREE;
  169. DPRINTK(INFO, "Rx buf:ctx%d i(%d) rx_buf:"
  170. "%p\n", ctxid, i, rx_buf);
  171. rx_buf++;
  172. }
  173. }
  174. }
  175. DPRINTK(INFO, "initialized buffers for %s and %s\n",
  176. "adapter->free_cmd_buf_list", "adapter->free_rxbuf");
  177. }
  178. void netxen_initialize_adapter_hw(struct netxen_adapter *adapter)
  179. {
  180. int ports = 0;
  181. struct netxen_board_info *board_info = &(adapter->ahw.boardcfg);
  182. if (netxen_nic_get_board_info(adapter) != 0)
  183. printk("%s: Error getting board config info.\n",
  184. netxen_nic_driver_name);
  185. get_brd_port_by_type(board_info->board_type, &ports);
  186. if (ports == 0)
  187. printk(KERN_ERR "%s: Unknown board type\n",
  188. netxen_nic_driver_name);
  189. adapter->ahw.max_ports = ports;
  190. }
  191. void netxen_initialize_adapter_ops(struct netxen_adapter *adapter)
  192. {
  193. struct netxen_drvops *ops = adapter->ops;
  194. switch (adapter->ahw.board_type) {
  195. case NETXEN_NIC_GBE:
  196. ops->enable_phy_interrupts =
  197. netxen_niu_gbe_enable_phy_interrupts;
  198. ops->disable_phy_interrupts =
  199. netxen_niu_gbe_disable_phy_interrupts;
  200. ops->handle_phy_intr = netxen_nic_gbe_handle_phy_intr;
  201. ops->macaddr_set = netxen_niu_macaddr_set;
  202. ops->set_mtu = netxen_nic_set_mtu_gb;
  203. ops->set_promisc = netxen_niu_set_promiscuous_mode;
  204. ops->unset_promisc = netxen_niu_set_promiscuous_mode;
  205. ops->phy_read = netxen_niu_gbe_phy_read;
  206. ops->phy_write = netxen_niu_gbe_phy_write;
  207. ops->init_port = netxen_niu_gbe_init_port;
  208. ops->init_niu = netxen_nic_init_niu_gb;
  209. ops->stop_port = netxen_niu_disable_gbe_port;
  210. break;
  211. case NETXEN_NIC_XGBE:
  212. ops->enable_phy_interrupts =
  213. netxen_niu_xgbe_enable_phy_interrupts;
  214. ops->disable_phy_interrupts =
  215. netxen_niu_xgbe_disable_phy_interrupts;
  216. ops->handle_phy_intr = netxen_nic_xgbe_handle_phy_intr;
  217. ops->macaddr_set = netxen_niu_xg_macaddr_set;
  218. ops->set_mtu = netxen_nic_set_mtu_xgb;
  219. ops->init_port = netxen_niu_xg_init_port;
  220. ops->set_promisc = netxen_niu_xg_set_promiscuous_mode;
  221. ops->unset_promisc = netxen_niu_xg_set_promiscuous_mode;
  222. ops->stop_port = netxen_niu_disable_xg_port;
  223. break;
  224. default:
  225. break;
  226. }
  227. }
  228. /*
  229. * netxen_decode_crb_addr(0 - utility to translate from internal Phantom CRB
  230. * address to external PCI CRB address.
  231. */
  232. unsigned long netxen_decode_crb_addr(unsigned long addr)
  233. {
  234. int i;
  235. unsigned long base_addr, offset, pci_base;
  236. crb_addr_transform_setup();
  237. pci_base = NETXEN_ADDR_ERROR;
  238. base_addr = addr & 0xfff00000;
  239. offset = addr & 0x000fffff;
  240. for (i = 0; i < NETXEN_MAX_CRB_XFORM; i++) {
  241. if (crb_addr_xform[i] == base_addr) {
  242. pci_base = i << 20;
  243. break;
  244. }
  245. }
  246. if (pci_base == NETXEN_ADDR_ERROR)
  247. return pci_base;
  248. else
  249. return (pci_base + offset);
  250. }
  251. static long rom_max_timeout = 10000;
  252. static long rom_lock_timeout = 1000000;
  253. static inline int rom_lock(struct netxen_adapter *adapter)
  254. {
  255. int iter;
  256. u32 done = 0;
  257. int timeout = 0;
  258. while (!done) {
  259. /* acquire semaphore2 from PCI HW block */
  260. netxen_nic_read_w0(adapter, NETXEN_PCIE_REG(PCIE_SEM2_LOCK),
  261. &done);
  262. if (done == 1)
  263. break;
  264. if (timeout >= rom_lock_timeout)
  265. return -EIO;
  266. timeout++;
  267. /*
  268. * Yield CPU
  269. */
  270. if (!in_atomic())
  271. schedule();
  272. else {
  273. for (iter = 0; iter < 20; iter++)
  274. cpu_relax(); /*This a nop instr on i386 */
  275. }
  276. }
  277. netxen_nic_reg_write(adapter, NETXEN_ROM_LOCK_ID, ROM_LOCK_DRIVER);
  278. return 0;
  279. }
  280. int netxen_wait_rom_done(struct netxen_adapter *adapter)
  281. {
  282. long timeout = 0;
  283. long done = 0;
  284. while (done == 0) {
  285. done = netxen_nic_reg_read(adapter, NETXEN_ROMUSB_GLB_STATUS);
  286. done &= 2;
  287. timeout++;
  288. if (timeout >= rom_max_timeout) {
  289. printk("Timeout reached waiting for rom done");
  290. return -EIO;
  291. }
  292. }
  293. return 0;
  294. }
  295. static inline int netxen_rom_wren(struct netxen_adapter *adapter)
  296. {
  297. /* Set write enable latch in ROM status register */
  298. netxen_nic_reg_write(adapter, NETXEN_ROMUSB_ROM_ABYTE_CNT, 0);
  299. netxen_nic_reg_write(adapter, NETXEN_ROMUSB_ROM_INSTR_OPCODE,
  300. M25P_INSTR_WREN);
  301. if (netxen_wait_rom_done(adapter)) {
  302. return -1;
  303. }
  304. return 0;
  305. }
  306. static inline unsigned int netxen_rdcrbreg(struct netxen_adapter *adapter,
  307. unsigned int addr)
  308. {
  309. unsigned int data = 0xdeaddead;
  310. data = netxen_nic_reg_read(adapter, addr);
  311. return data;
  312. }
  313. static inline int netxen_do_rom_rdsr(struct netxen_adapter *adapter)
  314. {
  315. netxen_nic_reg_write(adapter, NETXEN_ROMUSB_ROM_INSTR_OPCODE,
  316. M25P_INSTR_RDSR);
  317. if (netxen_wait_rom_done(adapter)) {
  318. return -1;
  319. }
  320. return netxen_rdcrbreg(adapter, NETXEN_ROMUSB_ROM_RDATA);
  321. }
  322. static inline void netxen_rom_unlock(struct netxen_adapter *adapter)
  323. {
  324. u32 val;
  325. /* release semaphore2 */
  326. netxen_nic_read_w0(adapter, NETXEN_PCIE_REG(PCIE_SEM2_UNLOCK), &val);
  327. }
  328. int netxen_rom_wip_poll(struct netxen_adapter *adapter)
  329. {
  330. long timeout = 0;
  331. long wip = 1;
  332. int val;
  333. netxen_nic_reg_write(adapter, NETXEN_ROMUSB_ROM_ABYTE_CNT, 0);
  334. while (wip != 0) {
  335. val = netxen_do_rom_rdsr(adapter);
  336. wip = val & 1;
  337. timeout++;
  338. if (timeout > rom_max_timeout) {
  339. return -1;
  340. }
  341. }
  342. return 0;
  343. }
  344. static inline int do_rom_fast_write(struct netxen_adapter *adapter,
  345. int addr, int data)
  346. {
  347. if (netxen_rom_wren(adapter)) {
  348. return -1;
  349. }
  350. netxen_nic_reg_write(adapter, NETXEN_ROMUSB_ROM_WDATA, data);
  351. netxen_nic_reg_write(adapter, NETXEN_ROMUSB_ROM_ADDRESS, addr);
  352. netxen_nic_reg_write(adapter, NETXEN_ROMUSB_ROM_ABYTE_CNT, 3);
  353. netxen_nic_reg_write(adapter, NETXEN_ROMUSB_ROM_INSTR_OPCODE,
  354. M25P_INSTR_PP);
  355. if (netxen_wait_rom_done(adapter)) {
  356. netxen_nic_reg_write(adapter, NETXEN_ROMUSB_ROM_ABYTE_CNT, 0);
  357. return -1;
  358. }
  359. return netxen_rom_wip_poll(adapter);
  360. }
  361. static inline int
  362. do_rom_fast_read(struct netxen_adapter *adapter, int addr, int *valp)
  363. {
  364. netxen_nic_reg_write(adapter, NETXEN_ROMUSB_ROM_ADDRESS, addr);
  365. netxen_nic_reg_write(adapter, NETXEN_ROMUSB_ROM_ABYTE_CNT, 3);
  366. udelay(100); /* prevent bursting on CRB */
  367. netxen_nic_reg_write(adapter, NETXEN_ROMUSB_ROM_DUMMY_BYTE_CNT, 0);
  368. netxen_nic_reg_write(adapter, NETXEN_ROMUSB_ROM_INSTR_OPCODE, 0xb);
  369. if (netxen_wait_rom_done(adapter)) {
  370. printk("Error waiting for rom done\n");
  371. return -EIO;
  372. }
  373. /* reset abyte_cnt and dummy_byte_cnt */
  374. netxen_nic_reg_write(adapter, NETXEN_ROMUSB_ROM_ABYTE_CNT, 0);
  375. udelay(100); /* prevent bursting on CRB */
  376. netxen_nic_reg_write(adapter, NETXEN_ROMUSB_ROM_DUMMY_BYTE_CNT, 0);
  377. *valp = netxen_nic_reg_read(adapter, NETXEN_ROMUSB_ROM_RDATA);
  378. return 0;
  379. }
  380. int netxen_rom_fast_read(struct netxen_adapter *adapter, int addr, int *valp)
  381. {
  382. int ret;
  383. if (rom_lock(adapter) != 0)
  384. return -EIO;
  385. ret = do_rom_fast_read(adapter, addr, valp);
  386. netxen_rom_unlock(adapter);
  387. return ret;
  388. }
  389. int netxen_rom_fast_write(struct netxen_adapter *adapter, int addr, int data)
  390. {
  391. int ret = 0;
  392. if (rom_lock(adapter) != 0) {
  393. return -1;
  394. }
  395. ret = do_rom_fast_write(adapter, addr, data);
  396. netxen_rom_unlock(adapter);
  397. return ret;
  398. }
  399. int netxen_do_rom_se(struct netxen_adapter *adapter, int addr)
  400. {
  401. netxen_rom_wren(adapter);
  402. netxen_nic_reg_write(adapter, NETXEN_ROMUSB_ROM_ADDRESS, addr);
  403. netxen_nic_reg_write(adapter, NETXEN_ROMUSB_ROM_ABYTE_CNT, 3);
  404. netxen_nic_reg_write(adapter, NETXEN_ROMUSB_ROM_INSTR_OPCODE,
  405. M25P_INSTR_SE);
  406. if (netxen_wait_rom_done(adapter)) {
  407. netxen_nic_reg_write(adapter, NETXEN_ROMUSB_ROM_ABYTE_CNT, 0);
  408. return -1;
  409. }
  410. return netxen_rom_wip_poll(adapter);
  411. }
  412. int netxen_rom_se(struct netxen_adapter *adapter, int addr)
  413. {
  414. int ret = 0;
  415. if (rom_lock(adapter) != 0) {
  416. return -1;
  417. }
  418. ret = netxen_do_rom_se(adapter, addr);
  419. netxen_rom_unlock(adapter);
  420. return ret;
  421. }
  422. #define NETXEN_BOARDTYPE 0x4008
  423. #define NETXEN_BOARDNUM 0x400c
  424. #define NETXEN_CHIPNUM 0x4010
  425. #define NETXEN_ROMBUS_RESET 0xFFFFFFFF
  426. #define NETXEN_ROM_FIRST_BARRIER 0x800000000ULL
  427. #define NETXEN_ROM_FOUND_INIT 0x400
  428. int netxen_pinit_from_rom(struct netxen_adapter *adapter, int verbose)
  429. {
  430. int addr, val, status;
  431. int n, i;
  432. int init_delay = 0;
  433. struct crb_addr_pair *buf;
  434. unsigned long off;
  435. /* resetall */
  436. status = netxen_nic_get_board_info(adapter);
  437. if (status)
  438. printk("%s: netxen_pinit_from_rom: Error getting board info\n",
  439. netxen_nic_driver_name);
  440. netxen_crb_writelit_adapter(adapter, NETXEN_ROMUSB_GLB_SW_RESET,
  441. NETXEN_ROMBUS_RESET);
  442. if (verbose) {
  443. int val;
  444. if (netxen_rom_fast_read(adapter, NETXEN_BOARDTYPE, &val) == 0)
  445. printk("P2 ROM board type: 0x%08x\n", val);
  446. else
  447. printk("Could not read board type\n");
  448. if (netxen_rom_fast_read(adapter, NETXEN_BOARDNUM, &val) == 0)
  449. printk("P2 ROM board num: 0x%08x\n", val);
  450. else
  451. printk("Could not read board number\n");
  452. if (netxen_rom_fast_read(adapter, NETXEN_CHIPNUM, &val) == 0)
  453. printk("P2 ROM chip num: 0x%08x\n", val);
  454. else
  455. printk("Could not read chip number\n");
  456. }
  457. if (netxen_rom_fast_read(adapter, 0, &n) == 0
  458. && (n & NETXEN_ROM_FIRST_BARRIER)) {
  459. n &= ~NETXEN_ROM_ROUNDUP;
  460. if (n < NETXEN_ROM_FOUND_INIT) {
  461. if (verbose)
  462. printk("%s: %d CRB init values found"
  463. " in ROM.\n", netxen_nic_driver_name, n);
  464. } else {
  465. printk("%s:n=0x%x Error! NetXen card flash not"
  466. " initialized.\n", __FUNCTION__, n);
  467. return -EIO;
  468. }
  469. buf = kcalloc(n, sizeof(struct crb_addr_pair), GFP_KERNEL);
  470. if (buf == NULL) {
  471. printk("%s: netxen_pinit_from_rom: Unable to calloc "
  472. "memory.\n", netxen_nic_driver_name);
  473. return -ENOMEM;
  474. }
  475. for (i = 0; i < n; i++) {
  476. if (netxen_rom_fast_read(adapter, 8 * i + 4, &val) != 0
  477. || netxen_rom_fast_read(adapter, 8 * i + 8,
  478. &addr) != 0)
  479. return -EIO;
  480. buf[i].addr = addr;
  481. buf[i].data = val;
  482. if (verbose)
  483. printk("%s: PCI: 0x%08x == 0x%08x\n",
  484. netxen_nic_driver_name, (unsigned int)
  485. netxen_decode_crb_addr((unsigned long)
  486. addr), val);
  487. }
  488. for (i = 0; i < n; i++) {
  489. off =
  490. netxen_decode_crb_addr((unsigned long)buf[i].addr) +
  491. NETXEN_PCI_CRBSPACE;
  492. /* skipping cold reboot MAGIC */
  493. if (off == NETXEN_CAM_RAM(0x1fc))
  494. continue;
  495. /* After writing this register, HW needs time for CRB */
  496. /* to quiet down (else crb_window returns 0xffffffff) */
  497. if (off == NETXEN_ROMUSB_GLB_SW_RESET) {
  498. init_delay = 1;
  499. /* hold xdma in reset also */
  500. buf[i].data = NETXEN_NIC_XDMA_RESET;
  501. }
  502. if (ADDR_IN_WINDOW1(off)) {
  503. writel(buf[i].data,
  504. NETXEN_CRB_NORMALIZE(adapter, off));
  505. } else {
  506. netxen_nic_pci_change_crbwindow(adapter, 0);
  507. writel(buf[i].data,
  508. pci_base_offset(adapter, off));
  509. netxen_nic_pci_change_crbwindow(adapter, 1);
  510. }
  511. if (init_delay == 1) {
  512. ssleep(1);
  513. init_delay = 0;
  514. }
  515. msleep(1);
  516. }
  517. kfree(buf);
  518. /* disable_peg_cache_all */
  519. /* unreset_net_cache */
  520. netxen_nic_hw_read_wx(adapter, NETXEN_ROMUSB_GLB_SW_RESET, &val,
  521. 4);
  522. netxen_crb_writelit_adapter(adapter, NETXEN_ROMUSB_GLB_SW_RESET,
  523. (val & 0xffffff0f));
  524. /* p2dn replyCount */
  525. netxen_crb_writelit_adapter(adapter,
  526. NETXEN_CRB_PEG_NET_D + 0xec, 0x1e);
  527. /* disable_peg_cache 0 */
  528. netxen_crb_writelit_adapter(adapter,
  529. NETXEN_CRB_PEG_NET_D + 0x4c, 8);
  530. /* disable_peg_cache 1 */
  531. netxen_crb_writelit_adapter(adapter,
  532. NETXEN_CRB_PEG_NET_I + 0x4c, 8);
  533. /* peg_clr_all */
  534. /* peg_clr 0 */
  535. netxen_crb_writelit_adapter(adapter, NETXEN_CRB_PEG_NET_0 + 0x8,
  536. 0);
  537. netxen_crb_writelit_adapter(adapter, NETXEN_CRB_PEG_NET_0 + 0xc,
  538. 0);
  539. /* peg_clr 1 */
  540. netxen_crb_writelit_adapter(adapter, NETXEN_CRB_PEG_NET_1 + 0x8,
  541. 0);
  542. netxen_crb_writelit_adapter(adapter, NETXEN_CRB_PEG_NET_1 + 0xc,
  543. 0);
  544. /* peg_clr 2 */
  545. netxen_crb_writelit_adapter(adapter, NETXEN_CRB_PEG_NET_2 + 0x8,
  546. 0);
  547. netxen_crb_writelit_adapter(adapter, NETXEN_CRB_PEG_NET_2 + 0xc,
  548. 0);
  549. /* peg_clr 3 */
  550. netxen_crb_writelit_adapter(adapter, NETXEN_CRB_PEG_NET_3 + 0x8,
  551. 0);
  552. netxen_crb_writelit_adapter(adapter, NETXEN_CRB_PEG_NET_3 + 0xc,
  553. 0);
  554. }
  555. return 0;
  556. }
  557. void netxen_phantom_init(struct netxen_adapter *adapter, int pegtune_val)
  558. {
  559. u32 val = 0;
  560. int loops = 0;
  561. if (!pegtune_val) {
  562. while (val != PHAN_INITIALIZE_COMPLETE && loops < 200000) {
  563. udelay(100);
  564. schedule();
  565. val =
  566. readl(NETXEN_CRB_NORMALIZE
  567. (adapter, CRB_CMDPEG_STATE));
  568. loops++;
  569. }
  570. if (val != PHAN_INITIALIZE_COMPLETE)
  571. printk("WARNING: Initial boot wait loop failed...\n");
  572. }
  573. }
  574. int netxen_nic_rx_has_work(struct netxen_adapter *adapter)
  575. {
  576. int ctx;
  577. for (ctx = 0; ctx < MAX_RCV_CTX; ++ctx) {
  578. struct netxen_recv_context *recv_ctx =
  579. &(adapter->recv_ctx[ctx]);
  580. u32 consumer;
  581. struct status_desc *desc_head;
  582. struct status_desc *desc;
  583. consumer = recv_ctx->status_rx_consumer;
  584. desc_head = recv_ctx->rcv_status_desc_head;
  585. desc = &desc_head[consumer];
  586. if (((le16_to_cpu(desc->owner)) & STATUS_OWNER_HOST))
  587. return 1;
  588. }
  589. return 0;
  590. }
  591. static inline int netxen_nic_check_temp(struct netxen_adapter *adapter)
  592. {
  593. int port_num;
  594. struct netxen_port *port;
  595. struct net_device *netdev;
  596. uint32_t temp, temp_state, temp_val;
  597. int rv = 0;
  598. temp = readl(NETXEN_CRB_NORMALIZE(adapter, CRB_TEMP_STATE));
  599. temp_state = nx_get_temp_state(temp);
  600. temp_val = nx_get_temp_val(temp);
  601. if (temp_state == NX_TEMP_PANIC) {
  602. printk(KERN_ALERT
  603. "%s: Device temperature %d degrees C exceeds"
  604. " maximum allowed. Hardware has been shut down.\n",
  605. netxen_nic_driver_name, temp_val);
  606. for (port_num = 0; port_num < adapter->ahw.max_ports;
  607. port_num++) {
  608. port = adapter->port[port_num];
  609. netdev = port->netdev;
  610. netif_carrier_off(netdev);
  611. netif_stop_queue(netdev);
  612. }
  613. rv = 1;
  614. } else if (temp_state == NX_TEMP_WARN) {
  615. if (adapter->temp == NX_TEMP_NORMAL) {
  616. printk(KERN_ALERT
  617. "%s: Device temperature %d degrees C "
  618. "exceeds operating range."
  619. " Immediate action needed.\n",
  620. netxen_nic_driver_name, temp_val);
  621. }
  622. } else {
  623. if (adapter->temp == NX_TEMP_WARN) {
  624. printk(KERN_INFO
  625. "%s: Device temperature is now %d degrees C"
  626. " in normal range.\n", netxen_nic_driver_name,
  627. temp_val);
  628. }
  629. }
  630. adapter->temp = temp_state;
  631. return rv;
  632. }
  633. void netxen_watchdog_task(struct work_struct *work)
  634. {
  635. int port_num;
  636. struct netxen_port *port;
  637. struct net_device *netdev;
  638. struct netxen_adapter *adapter =
  639. container_of(work, struct netxen_adapter, watchdog_task);
  640. if (netxen_nic_check_temp(adapter))
  641. return;
  642. for (port_num = 0; port_num < adapter->ahw.max_ports; port_num++) {
  643. port = adapter->port[port_num];
  644. netdev = port->netdev;
  645. if ((netif_running(netdev)) && !netif_carrier_ok(netdev)) {
  646. printk(KERN_INFO "%s port %d, %s carrier is now ok\n",
  647. netxen_nic_driver_name, port_num, netdev->name);
  648. netif_carrier_on(netdev);
  649. }
  650. if (netif_queue_stopped(netdev))
  651. netif_wake_queue(netdev);
  652. }
  653. if (adapter->ops->handle_phy_intr)
  654. adapter->ops->handle_phy_intr(adapter);
  655. mod_timer(&adapter->watchdog_timer, jiffies + 2 * HZ);
  656. }
  657. /*
  658. * netxen_process_rcv() send the received packet to the protocol stack.
  659. * and if the number of receives exceeds RX_BUFFERS_REFILL, then we
  660. * invoke the routine to send more rx buffers to the Phantom...
  661. */
  662. void
  663. netxen_process_rcv(struct netxen_adapter *adapter, int ctxid,
  664. struct status_desc *desc)
  665. {
  666. struct netxen_port *port = adapter->port[STATUS_DESC_PORT(desc)];
  667. struct pci_dev *pdev = port->pdev;
  668. struct net_device *netdev = port->netdev;
  669. int index = le16_to_cpu(desc->reference_handle);
  670. struct netxen_recv_context *recv_ctx = &(adapter->recv_ctx[ctxid]);
  671. struct netxen_rx_buffer *buffer;
  672. struct sk_buff *skb;
  673. u32 length = le16_to_cpu(desc->total_length);
  674. u32 desc_ctx;
  675. struct netxen_rcv_desc_ctx *rcv_desc;
  676. int ret;
  677. desc_ctx = STATUS_DESC_TYPE(desc);
  678. if (unlikely(desc_ctx >= NUM_RCV_DESC_RINGS)) {
  679. printk("%s: %s Bad Rcv descriptor ring\n",
  680. netxen_nic_driver_name, netdev->name);
  681. return;
  682. }
  683. rcv_desc = &recv_ctx->rcv_desc[desc_ctx];
  684. buffer = &rcv_desc->rx_buf_arr[index];
  685. pci_unmap_single(pdev, buffer->dma, rcv_desc->dma_size,
  686. PCI_DMA_FROMDEVICE);
  687. skb = (struct sk_buff *)buffer->skb;
  688. if (likely(STATUS_DESC_STATUS(desc) == STATUS_CKSUM_OK)) {
  689. port->stats.csummed++;
  690. skb->ip_summed = CHECKSUM_UNNECESSARY;
  691. } else
  692. skb->ip_summed = CHECKSUM_NONE;
  693. skb->dev = netdev;
  694. skb_put(skb, length);
  695. skb->protocol = eth_type_trans(skb, netdev);
  696. ret = netif_receive_skb(skb);
  697. /*
  698. * RH: Do we need these stats on a regular basis. Can we get it from
  699. * Linux stats.
  700. */
  701. switch (ret) {
  702. case NET_RX_SUCCESS:
  703. port->stats.uphappy++;
  704. break;
  705. case NET_RX_CN_LOW:
  706. port->stats.uplcong++;
  707. break;
  708. case NET_RX_CN_MOD:
  709. port->stats.upmcong++;
  710. break;
  711. case NET_RX_CN_HIGH:
  712. port->stats.uphcong++;
  713. break;
  714. case NET_RX_DROP:
  715. port->stats.updropped++;
  716. break;
  717. default:
  718. port->stats.updunno++;
  719. break;
  720. }
  721. netdev->last_rx = jiffies;
  722. rcv_desc->rcv_free++;
  723. rcv_desc->rcv_pending--;
  724. /*
  725. * We just consumed one buffer so post a buffer.
  726. */
  727. adapter->stats.post_called++;
  728. buffer->skb = NULL;
  729. buffer->state = NETXEN_BUFFER_FREE;
  730. port->stats.no_rcv++;
  731. port->stats.rxbytes += length;
  732. }
  733. /* Process Receive status ring */
  734. u32 netxen_process_rcv_ring(struct netxen_adapter *adapter, int ctxid, int max)
  735. {
  736. struct netxen_recv_context *recv_ctx = &(adapter->recv_ctx[ctxid]);
  737. struct status_desc *desc_head = recv_ctx->rcv_status_desc_head;
  738. struct status_desc *desc; /* used to read status desc here */
  739. u32 consumer = recv_ctx->status_rx_consumer;
  740. int count = 0, ring;
  741. DPRINTK(INFO, "procesing receive\n");
  742. /*
  743. * we assume in this case that there is only one port and that is
  744. * port #1...changes need to be done in firmware to indicate port
  745. * number as part of the descriptor. This way we will be able to get
  746. * the netdev which is associated with that device.
  747. */
  748. while (count < max) {
  749. desc = &desc_head[consumer];
  750. if (!((le16_to_cpu(desc->owner)) & STATUS_OWNER_HOST)) {
  751. DPRINTK(ERR, "desc %p ownedby %x\n", desc, desc->owner);
  752. break;
  753. }
  754. netxen_process_rcv(adapter, ctxid, desc);
  755. desc->owner = STATUS_OWNER_PHANTOM;
  756. consumer = (consumer + 1) & (adapter->max_rx_desc_count - 1);
  757. count++;
  758. }
  759. if (count) {
  760. for (ring = 0; ring < NUM_RCV_DESC_RINGS; ring++) {
  761. netxen_post_rx_buffers(adapter, ctxid, ring);
  762. }
  763. }
  764. /* update the consumer index in phantom */
  765. if (count) {
  766. adapter->stats.process_rcv++;
  767. recv_ctx->status_rx_consumer = consumer;
  768. /* Window = 1 */
  769. writel(consumer,
  770. NETXEN_CRB_NORMALIZE(adapter,
  771. recv_crb_registers[ctxid].
  772. crb_rcv_status_consumer));
  773. }
  774. return count;
  775. }
  776. /* Process Command status ring */
  777. void netxen_process_cmd_ring(unsigned long data)
  778. {
  779. u32 last_consumer;
  780. u32 consumer;
  781. struct netxen_adapter *adapter = (struct netxen_adapter *)data;
  782. int count = 0;
  783. struct netxen_cmd_buffer *buffer;
  784. struct netxen_port *port; /* port #1 */
  785. struct netxen_port *nport;
  786. struct pci_dev *pdev;
  787. struct netxen_skb_frag *frag;
  788. u32 i;
  789. struct sk_buff *skb = NULL;
  790. int p;
  791. spin_lock(&adapter->tx_lock);
  792. last_consumer = adapter->last_cmd_consumer;
  793. DPRINTK(INFO, "procesing xmit complete\n");
  794. /* we assume in this case that there is only one port and that is
  795. * port #1...changes need to be done in firmware to indicate port
  796. * number as part of the descriptor. This way we will be able to get
  797. * the netdev which is associated with that device.
  798. */
  799. consumer =
  800. readl(NETXEN_CRB_NORMALIZE(adapter, CRB_CMD_CONSUMER_OFFSET));
  801. if (last_consumer == consumer) { /* Ring is empty */
  802. DPRINTK(INFO, "last_consumer %d == consumer %d\n",
  803. last_consumer, consumer);
  804. spin_unlock(&adapter->tx_lock);
  805. return;
  806. }
  807. adapter->proc_cmd_buf_counter++;
  808. adapter->stats.process_xmit++;
  809. /*
  810. * Not needed - does not seem to be used anywhere.
  811. * adapter->cmd_consumer = consumer;
  812. */
  813. spin_unlock(&adapter->tx_lock);
  814. while ((last_consumer != consumer) && (count < MAX_STATUS_HANDLE)) {
  815. buffer = &adapter->cmd_buf_arr[last_consumer];
  816. port = adapter->port[buffer->port];
  817. pdev = port->pdev;
  818. frag = &buffer->frag_array[0];
  819. skb = buffer->skb;
  820. if (skb && (cmpxchg(&buffer->skb, skb, 0) == skb)) {
  821. pci_unmap_single(pdev, frag->dma, frag->length,
  822. PCI_DMA_TODEVICE);
  823. for (i = 1; i < buffer->frag_count; i++) {
  824. DPRINTK(INFO, "getting fragment no %d\n", i);
  825. frag++; /* Get the next frag */
  826. pci_unmap_page(pdev, frag->dma, frag->length,
  827. PCI_DMA_TODEVICE);
  828. }
  829. port->stats.skbfreed++;
  830. dev_kfree_skb_any(skb);
  831. skb = NULL;
  832. } else if (adapter->proc_cmd_buf_counter == 1) {
  833. port->stats.txnullskb++;
  834. }
  835. if (unlikely(netif_queue_stopped(port->netdev)
  836. && netif_carrier_ok(port->netdev))
  837. && ((jiffies - port->netdev->trans_start) >
  838. port->netdev->watchdog_timeo)) {
  839. schedule_work(&port->adapter->tx_timeout_task);
  840. }
  841. last_consumer = get_next_index(last_consumer,
  842. adapter->max_tx_desc_count);
  843. count++;
  844. }
  845. adapter->stats.noxmitdone += count;
  846. count = 0;
  847. spin_lock(&adapter->tx_lock);
  848. if ((--adapter->proc_cmd_buf_counter) == 0) {
  849. adapter->last_cmd_consumer = last_consumer;
  850. while ((adapter->last_cmd_consumer != consumer)
  851. && (count < MAX_STATUS_HANDLE)) {
  852. buffer =
  853. &adapter->cmd_buf_arr[adapter->last_cmd_consumer];
  854. count++;
  855. if (buffer->skb)
  856. break;
  857. else
  858. adapter->last_cmd_consumer =
  859. get_next_index(adapter->last_cmd_consumer,
  860. adapter->max_tx_desc_count);
  861. }
  862. }
  863. if (count) {
  864. for (p = 0; p < adapter->ahw.max_ports; p++) {
  865. nport = adapter->port[p];
  866. if (netif_queue_stopped(nport->netdev)
  867. && (nport->flags & NETXEN_NETDEV_STATUS)) {
  868. netif_wake_queue(nport->netdev);
  869. nport->flags &= ~NETXEN_NETDEV_STATUS;
  870. }
  871. }
  872. }
  873. spin_unlock(&adapter->tx_lock);
  874. DPRINTK(INFO, "last consumer is %d in %s\n", last_consumer,
  875. __FUNCTION__);
  876. }
  877. /*
  878. * netxen_post_rx_buffers puts buffer in the Phantom memory
  879. */
  880. void netxen_post_rx_buffers(struct netxen_adapter *adapter, u32 ctx, u32 ringid)
  881. {
  882. struct pci_dev *pdev = adapter->ahw.pdev;
  883. struct sk_buff *skb;
  884. struct netxen_recv_context *recv_ctx = &(adapter->recv_ctx[ctx]);
  885. struct netxen_rcv_desc_ctx *rcv_desc = NULL;
  886. struct netxen_recv_crb *crbarea = &recv_crb_registers[ctx];
  887. struct netxen_rcv_desc_crb *rcv_desc_crb = NULL;
  888. u32 producer;
  889. struct rcv_desc *pdesc;
  890. struct netxen_rx_buffer *buffer;
  891. int count = 0;
  892. int index = 0;
  893. adapter->stats.post_called++;
  894. rcv_desc = &recv_ctx->rcv_desc[ringid];
  895. rcv_desc_crb = &crbarea->rcv_desc_crb[ringid];
  896. producer = rcv_desc->producer;
  897. index = rcv_desc->begin_alloc;
  898. buffer = &rcv_desc->rx_buf_arr[index];
  899. /* We can start writing rx descriptors into the phantom memory. */
  900. while (buffer->state == NETXEN_BUFFER_FREE) {
  901. skb = dev_alloc_skb(rcv_desc->skb_size);
  902. if (unlikely(!skb)) {
  903. /*
  904. * We need to schedule the posting of buffers to the pegs.
  905. */
  906. rcv_desc->begin_alloc = index;
  907. DPRINTK(ERR, "netxen_post_rx_buffers: "
  908. " allocated only %d buffers\n", count);
  909. break;
  910. }
  911. count++; /* now there should be no failure */
  912. pdesc = &rcv_desc->desc_head[producer];
  913. skb_reserve(skb, NET_IP_ALIGN);
  914. /*
  915. * This will be setup when we receive the
  916. * buffer after it has been filled
  917. * skb->dev = netdev;
  918. */
  919. buffer->skb = skb;
  920. buffer->state = NETXEN_BUFFER_BUSY;
  921. buffer->dma = pci_map_single(pdev, skb->data,
  922. rcv_desc->dma_size,
  923. PCI_DMA_FROMDEVICE);
  924. /* make a rcv descriptor */
  925. pdesc->reference_handle = le16_to_cpu(buffer->ref_handle);
  926. pdesc->buffer_length = le16_to_cpu(rcv_desc->dma_size);
  927. pdesc->addr_buffer = cpu_to_le64(buffer->dma);
  928. DPRINTK(INFO, "done writing descripter\n");
  929. producer =
  930. get_next_index(producer, rcv_desc->max_rx_desc_count);
  931. index = get_next_index(index, rcv_desc->max_rx_desc_count);
  932. buffer = &rcv_desc->rx_buf_arr[index];
  933. }
  934. /* if we did allocate buffers, then write the count to Phantom */
  935. if (count) {
  936. rcv_desc->begin_alloc = index;
  937. rcv_desc->rcv_pending += count;
  938. adapter->stats.lastposted = count;
  939. adapter->stats.posted += count;
  940. rcv_desc->producer = producer;
  941. if (rcv_desc->rcv_free >= 32) {
  942. rcv_desc->rcv_free = 0;
  943. /* Window = 1 */
  944. writel((producer - 1) &
  945. (rcv_desc->max_rx_desc_count - 1),
  946. NETXEN_CRB_NORMALIZE(adapter,
  947. rcv_desc_crb->
  948. crb_rcv_producer_offset));
  949. wmb();
  950. }
  951. }
  952. }
  953. int netxen_nic_tx_has_work(struct netxen_adapter *adapter)
  954. {
  955. if (find_diff_among(adapter->last_cmd_consumer,
  956. adapter->cmd_producer,
  957. adapter->max_tx_desc_count) > 0)
  958. return 1;
  959. return 0;
  960. }
  961. int
  962. netxen_nic_fill_statistics(struct netxen_adapter *adapter,
  963. struct netxen_port *port,
  964. struct netxen_statistics *netxen_stats)
  965. {
  966. void __iomem *addr;
  967. if (adapter->ahw.board_type == NETXEN_NIC_XGBE) {
  968. netxen_nic_pci_change_crbwindow(adapter, 0);
  969. NETXEN_NIC_LOCKED_READ_REG(NETXEN_NIU_XGE_TX_BYTE_CNT,
  970. &(netxen_stats->tx_bytes));
  971. NETXEN_NIC_LOCKED_READ_REG(NETXEN_NIU_XGE_TX_FRAME_CNT,
  972. &(netxen_stats->tx_packets));
  973. NETXEN_NIC_LOCKED_READ_REG(NETXEN_NIU_XGE_RX_BYTE_CNT,
  974. &(netxen_stats->rx_bytes));
  975. NETXEN_NIC_LOCKED_READ_REG(NETXEN_NIU_XGE_RX_FRAME_CNT,
  976. &(netxen_stats->rx_packets));
  977. NETXEN_NIC_LOCKED_READ_REG(NETXEN_NIU_XGE_AGGR_ERROR_CNT,
  978. &(netxen_stats->rx_errors));
  979. NETXEN_NIC_LOCKED_READ_REG(NETXEN_NIU_XGE_CRC_ERROR_CNT,
  980. &(netxen_stats->rx_crc_errors));
  981. NETXEN_NIC_LOCKED_READ_REG(NETXEN_NIU_XGE_OVERSIZE_FRAME_ERR,
  982. &(netxen_stats->
  983. rx_long_length_error));
  984. NETXEN_NIC_LOCKED_READ_REG(NETXEN_NIU_XGE_UNDERSIZE_FRAME_ERR,
  985. &(netxen_stats->
  986. rx_short_length_error));
  987. netxen_nic_pci_change_crbwindow(adapter, 1);
  988. } else {
  989. spin_lock_bh(&adapter->tx_lock);
  990. netxen_stats->tx_bytes = port->stats.txbytes;
  991. netxen_stats->tx_packets = port->stats.xmitedframes +
  992. port->stats.xmitfinished;
  993. netxen_stats->rx_bytes = port->stats.rxbytes;
  994. netxen_stats->rx_packets = port->stats.no_rcv;
  995. netxen_stats->rx_errors = port->stats.rcvdbadskb;
  996. netxen_stats->tx_errors = port->stats.nocmddescriptor;
  997. netxen_stats->rx_short_length_error = port->stats.uplcong;
  998. netxen_stats->rx_long_length_error = port->stats.uphcong;
  999. netxen_stats->rx_crc_errors = 0;
  1000. netxen_stats->rx_mac_errors = 0;
  1001. spin_unlock_bh(&adapter->tx_lock);
  1002. }
  1003. return 0;
  1004. }
  1005. void netxen_nic_clear_stats(struct netxen_adapter *adapter)
  1006. {
  1007. struct netxen_port *port;
  1008. int port_num;
  1009. memset(&adapter->stats, 0, sizeof(adapter->stats));
  1010. for (port_num = 0; port_num < adapter->ahw.max_ports; port_num++) {
  1011. port = adapter->port[port_num];
  1012. memset(&port->stats, 0, sizeof(port->stats));
  1013. }
  1014. }
  1015. int
  1016. netxen_nic_clear_statistics(struct netxen_adapter *adapter,
  1017. struct netxen_port *port)
  1018. {
  1019. int data = 0;
  1020. netxen_nic_pci_change_crbwindow(adapter, 0);
  1021. netxen_nic_locked_write_reg(adapter, NETXEN_NIU_XGE_TX_BYTE_CNT, &data);
  1022. netxen_nic_locked_write_reg(adapter, NETXEN_NIU_XGE_TX_FRAME_CNT,
  1023. &data);
  1024. netxen_nic_locked_write_reg(adapter, NETXEN_NIU_XGE_RX_BYTE_CNT, &data);
  1025. netxen_nic_locked_write_reg(adapter, NETXEN_NIU_XGE_RX_FRAME_CNT,
  1026. &data);
  1027. netxen_nic_locked_write_reg(adapter, NETXEN_NIU_XGE_AGGR_ERROR_CNT,
  1028. &data);
  1029. netxen_nic_locked_write_reg(adapter, NETXEN_NIU_XGE_CRC_ERROR_CNT,
  1030. &data);
  1031. netxen_nic_locked_write_reg(adapter, NETXEN_NIU_XGE_OVERSIZE_FRAME_ERR,
  1032. &data);
  1033. netxen_nic_locked_write_reg(adapter, NETXEN_NIU_XGE_UNDERSIZE_FRAME_ERR,
  1034. &data);
  1035. netxen_nic_pci_change_crbwindow(adapter, 1);
  1036. netxen_nic_clear_stats(adapter);
  1037. return 0;
  1038. }
  1039. int
  1040. netxen_nic_do_ioctl(struct netxen_adapter *adapter, void *u_data,
  1041. struct netxen_port *port)
  1042. {
  1043. struct netxen_nic_ioctl_data data;
  1044. struct netxen_nic_ioctl_data *up_data;
  1045. int retval = 0;
  1046. struct netxen_statistics netxen_stats;
  1047. up_data = (void *)u_data;
  1048. DPRINTK(INFO, "doing ioctl for %p\n", adapter);
  1049. if (copy_from_user(&data, (void __user *)up_data, sizeof(data))) {
  1050. /* evil user tried to crash the kernel */
  1051. DPRINTK(ERR, "bad copy from userland: %d\n", (int)sizeof(data));
  1052. retval = -EFAULT;
  1053. goto error_out;
  1054. }
  1055. /* Shouldn't access beyond legal limits of "char u[64];" member */
  1056. if (!data.ptr && (data.size > sizeof(data.u))) {
  1057. /* evil user tried to crash the kernel */
  1058. DPRINTK(ERR, "bad size: %d\n", data.size);
  1059. retval = -EFAULT;
  1060. goto error_out;
  1061. }
  1062. switch (data.cmd) {
  1063. case netxen_nic_cmd_pci_read:
  1064. if ((retval = netxen_nic_hw_read_wx(adapter, data.off,
  1065. &(data.u), data.size)))
  1066. goto error_out;
  1067. if (copy_to_user
  1068. ((void __user *)&(up_data->u), &(data.u), data.size)) {
  1069. DPRINTK(ERR, "bad copy to userland: %d\n",
  1070. (int)sizeof(data));
  1071. retval = -EFAULT;
  1072. goto error_out;
  1073. }
  1074. data.rv = 0;
  1075. break;
  1076. case netxen_nic_cmd_pci_write:
  1077. data.rv = netxen_nic_hw_write_wx(adapter, data.off, &(data.u),
  1078. data.size);
  1079. break;
  1080. case netxen_nic_cmd_pci_config_read:
  1081. switch (data.size) {
  1082. case 1:
  1083. data.rv = pci_read_config_byte(adapter->ahw.pdev,
  1084. data.off,
  1085. (char *)&(data.u));
  1086. break;
  1087. case 2:
  1088. data.rv = pci_read_config_word(adapter->ahw.pdev,
  1089. data.off,
  1090. (short *)&(data.u));
  1091. break;
  1092. case 4:
  1093. data.rv = pci_read_config_dword(adapter->ahw.pdev,
  1094. data.off,
  1095. (u32 *) & (data.u));
  1096. break;
  1097. }
  1098. if (copy_to_user
  1099. ((void __user *)&(up_data->u), &(data.u), data.size)) {
  1100. DPRINTK(ERR, "bad copy to userland: %d\n",
  1101. (int)sizeof(data));
  1102. retval = -EFAULT;
  1103. goto error_out;
  1104. }
  1105. break;
  1106. case netxen_nic_cmd_pci_config_write:
  1107. switch (data.size) {
  1108. case 1:
  1109. data.rv = pci_write_config_byte(adapter->ahw.pdev,
  1110. data.off,
  1111. *(char *)&(data.u));
  1112. break;
  1113. case 2:
  1114. data.rv = pci_write_config_word(adapter->ahw.pdev,
  1115. data.off,
  1116. *(short *)&(data.u));
  1117. break;
  1118. case 4:
  1119. data.rv = pci_write_config_dword(adapter->ahw.pdev,
  1120. data.off,
  1121. *(u32 *) & (data.u));
  1122. break;
  1123. }
  1124. break;
  1125. case netxen_nic_cmd_get_stats:
  1126. data.rv =
  1127. netxen_nic_fill_statistics(adapter, port, &netxen_stats);
  1128. if (copy_to_user
  1129. ((void __user *)(up_data->ptr), (void *)&netxen_stats,
  1130. sizeof(struct netxen_statistics))) {
  1131. DPRINTK(ERR, "bad copy to userland: %d\n",
  1132. (int)sizeof(netxen_stats));
  1133. retval = -EFAULT;
  1134. goto error_out;
  1135. }
  1136. up_data->rv = data.rv;
  1137. break;
  1138. case netxen_nic_cmd_clear_stats:
  1139. data.rv = netxen_nic_clear_statistics(adapter, port);
  1140. up_data->rv = data.rv;
  1141. break;
  1142. case netxen_nic_cmd_get_version:
  1143. if (copy_to_user
  1144. ((void __user *)&(up_data->u), NETXEN_NIC_LINUX_VERSIONID,
  1145. sizeof(NETXEN_NIC_LINUX_VERSIONID))) {
  1146. DPRINTK(ERR, "bad copy to userland: %d\n",
  1147. (int)sizeof(data));
  1148. retval = -EFAULT;
  1149. goto error_out;
  1150. }
  1151. break;
  1152. default:
  1153. DPRINTK(INFO, "bad command %d for %p\n", data.cmd, adapter);
  1154. retval = -EOPNOTSUPP;
  1155. goto error_out;
  1156. }
  1157. put_user(data.rv, (u16 __user *) (&(up_data->rv)));
  1158. DPRINTK(INFO, "done ioctl for %p well.\n", adapter);
  1159. error_out:
  1160. return retval;
  1161. }