qeth_main.c 233 KB

12345678910111213141516171819202122232425262728293031323334353637383940414243444546474849505152535455565758596061626364656667686970717273747576777879808182838485868788899091929394959697989910010110210310410510610710810911011111211311411511611711811912012112212312412512612712812913013113213313413513613713813914014114214314414514614714814915015115215315415515615715815916016116216316416516616716816917017117217317417517617717817918018118218318418518618718818919019119219319419519619719819920020120220320420520620720820921021121221321421521621721821922022122222322422522622722822923023123223323423523623723823924024124224324424524624724824925025125225325425525625725825926026126226326426526626726826927027127227327427527627727827928028128228328428528628728828929029129229329429529629729829930030130230330430530630730830931031131231331431531631731831932032132232332432532632732832933033133233333433533633733833934034134234334434534634734834935035135235335435535635735835936036136236336436536636736836937037137237337437537637737837938038138238338438538638738838939039139239339439539639739839940040140240340440540640740840941041141241341441541641741841942042142242342442542642742842943043143243343443543643743843944044144244344444544644744844945045145245345445545645745845946046146246346446546646746846947047147247347447547647747847948048148248348448548648748848949049149249349449549649749849950050150250350450550650750850951051151251351451551651751851952052152252352452552652752852953053153253353453553653753853954054154254354454554654754854955055155255355455555655755855956056156256356456556656756856957057157257357457557657757857958058158258358458558658758858959059159259359459559659759859960060160260360460560660760860961061161261361461561661761861962062162262362462562662762862963063163263363463563663763863964064164264364464564664764864965065165265365465565665765865966066166266366466566666766866967067167267367467567667767867968068168268368468568668768868969069169269369469569669769869970070170270370470570670770870971071171271371471571671771871972072172272372472572672772872973073173273373473573673773873974074174274374474574674774874975075175275375475575675775875976076176276376476576676776876977077177277377477577677777877978078178278378478578678778878979079179279379479579679779879980080180280380480580680780880981081181281381481581681781881982082182282382482582682782882983083183283383483583683783883984084184284384484584684784884985085185285385485585685785885986086186286386486586686786886987087187287387487587687787887988088188288388488588688788888989089189289389489589689789889990090190290390490590690790890991091191291391491591691791891992092192292392492592692792892993093193293393493593693793893994094194294394494594694794894995095195295395495595695795895996096196296396496596696796896997097197297397497597697797897998098198298398498598698798898999099199299399499599699799899910001001100210031004100510061007100810091010101110121013101410151016101710181019102010211022102310241025102610271028102910301031103210331034103510361037103810391040104110421043104410451046104710481049105010511052105310541055105610571058105910601061106210631064106510661067106810691070107110721073107410751076107710781079108010811082108310841085108610871088108910901091109210931094109510961097109810991100110111021103110411051106110711081109111011111112111311141115111611171118111911201121112211231124112511261127112811291130113111321133113411351136113711381139114011411142114311441145114611471148114911501151115211531154115511561157115811591160116111621163116411651166116711681169117011711172117311741175117611771178117911801181118211831184118511861187118811891190119111921193119411951196119711981199120012011202120312041205120612071208120912101211121212131214121512161217121812191220122112221223122412251226122712281229123012311232123312341235123612371238123912401241124212431244124512461247124812491250125112521253125412551256125712581259126012611262126312641265126612671268126912701271127212731274127512761277127812791280128112821283128412851286128712881289129012911292129312941295129612971298129913001301130213031304130513061307130813091310131113121313131413151316131713181319132013211322132313241325132613271328132913301331133213331334133513361337133813391340134113421343134413451346134713481349135013511352135313541355135613571358135913601361136213631364136513661367136813691370137113721373137413751376137713781379138013811382138313841385138613871388138913901391139213931394139513961397139813991400140114021403140414051406140714081409141014111412141314141415141614171418141914201421142214231424142514261427142814291430143114321433143414351436143714381439144014411442144314441445144614471448144914501451145214531454145514561457145814591460146114621463146414651466146714681469147014711472147314741475147614771478147914801481148214831484148514861487148814891490149114921493149414951496149714981499150015011502150315041505150615071508150915101511151215131514151515161517151815191520152115221523152415251526152715281529153015311532153315341535153615371538153915401541154215431544154515461547154815491550155115521553155415551556155715581559156015611562156315641565156615671568156915701571157215731574157515761577157815791580158115821583158415851586158715881589159015911592159315941595159615971598159916001601160216031604160516061607160816091610161116121613161416151616161716181619162016211622162316241625162616271628162916301631163216331634163516361637163816391640164116421643164416451646164716481649165016511652165316541655165616571658165916601661166216631664166516661667166816691670167116721673167416751676167716781679168016811682168316841685168616871688168916901691169216931694169516961697169816991700170117021703170417051706170717081709171017111712171317141715171617171718171917201721172217231724172517261727172817291730173117321733173417351736173717381739174017411742174317441745174617471748174917501751175217531754175517561757175817591760176117621763176417651766176717681769177017711772177317741775177617771778177917801781178217831784178517861787178817891790179117921793179417951796179717981799180018011802180318041805180618071808180918101811181218131814181518161817181818191820182118221823182418251826182718281829183018311832183318341835183618371838183918401841184218431844184518461847184818491850185118521853185418551856185718581859186018611862186318641865186618671868186918701871187218731874187518761877187818791880188118821883188418851886188718881889189018911892189318941895189618971898189919001901190219031904190519061907190819091910191119121913191419151916191719181919192019211922192319241925192619271928192919301931193219331934193519361937193819391940194119421943194419451946194719481949195019511952195319541955195619571958195919601961196219631964196519661967196819691970197119721973197419751976197719781979198019811982198319841985198619871988198919901991199219931994199519961997199819992000200120022003200420052006200720082009201020112012201320142015201620172018201920202021202220232024202520262027202820292030203120322033203420352036203720382039204020412042204320442045204620472048204920502051205220532054205520562057205820592060206120622063206420652066206720682069207020712072207320742075207620772078207920802081208220832084208520862087208820892090209120922093209420952096209720982099210021012102210321042105210621072108210921102111211221132114211521162117211821192120212121222123212421252126212721282129213021312132213321342135213621372138213921402141214221432144214521462147214821492150215121522153215421552156215721582159216021612162216321642165216621672168216921702171217221732174217521762177217821792180218121822183218421852186218721882189219021912192219321942195219621972198219922002201220222032204220522062207220822092210221122122213221422152216221722182219222022212222222322242225222622272228222922302231223222332234223522362237223822392240224122422243224422452246224722482249225022512252225322542255225622572258225922602261226222632264226522662267226822692270227122722273227422752276227722782279228022812282228322842285228622872288228922902291229222932294229522962297229822992300230123022303230423052306230723082309231023112312231323142315231623172318231923202321232223232324232523262327232823292330233123322333233423352336233723382339234023412342234323442345234623472348234923502351235223532354235523562357235823592360236123622363236423652366236723682369237023712372237323742375237623772378237923802381238223832384238523862387238823892390239123922393239423952396239723982399240024012402240324042405240624072408240924102411241224132414241524162417241824192420242124222423242424252426242724282429243024312432243324342435243624372438243924402441244224432444244524462447244824492450245124522453245424552456245724582459246024612462246324642465246624672468246924702471247224732474247524762477247824792480248124822483248424852486248724882489249024912492249324942495249624972498249925002501250225032504250525062507250825092510251125122513251425152516251725182519252025212522252325242525252625272528252925302531253225332534253525362537253825392540254125422543254425452546254725482549255025512552255325542555255625572558255925602561256225632564256525662567256825692570257125722573257425752576257725782579258025812582258325842585258625872588258925902591259225932594259525962597259825992600260126022603260426052606260726082609261026112612261326142615261626172618261926202621262226232624262526262627262826292630263126322633263426352636263726382639264026412642264326442645264626472648264926502651265226532654265526562657265826592660266126622663266426652666266726682669267026712672267326742675267626772678267926802681268226832684268526862687268826892690269126922693269426952696269726982699270027012702270327042705270627072708270927102711271227132714271527162717271827192720272127222723272427252726272727282729273027312732273327342735273627372738273927402741274227432744274527462747274827492750275127522753275427552756275727582759276027612762276327642765276627672768276927702771277227732774277527762777277827792780278127822783278427852786278727882789279027912792279327942795279627972798279928002801280228032804280528062807280828092810281128122813281428152816281728182819282028212822282328242825282628272828282928302831283228332834283528362837283828392840284128422843284428452846284728482849285028512852285328542855285628572858285928602861286228632864286528662867286828692870287128722873287428752876287728782879288028812882288328842885288628872888288928902891289228932894289528962897289828992900290129022903290429052906290729082909291029112912291329142915291629172918291929202921292229232924292529262927292829292930293129322933293429352936293729382939294029412942294329442945294629472948294929502951295229532954295529562957295829592960296129622963296429652966296729682969297029712972297329742975297629772978297929802981298229832984298529862987298829892990299129922993299429952996299729982999300030013002300330043005300630073008300930103011301230133014301530163017301830193020302130223023302430253026302730283029303030313032303330343035303630373038303930403041304230433044304530463047304830493050305130523053305430553056305730583059306030613062306330643065306630673068306930703071307230733074307530763077307830793080308130823083308430853086308730883089309030913092309330943095309630973098309931003101310231033104310531063107310831093110311131123113311431153116311731183119312031213122312331243125312631273128312931303131313231333134313531363137313831393140314131423143314431453146314731483149315031513152315331543155315631573158315931603161316231633164316531663167316831693170317131723173317431753176317731783179318031813182318331843185318631873188318931903191319231933194319531963197319831993200320132023203320432053206320732083209321032113212321332143215321632173218321932203221322232233224322532263227322832293230323132323233323432353236323732383239324032413242324332443245324632473248324932503251325232533254325532563257325832593260326132623263326432653266326732683269327032713272327332743275327632773278327932803281328232833284328532863287328832893290329132923293329432953296329732983299330033013302330333043305330633073308330933103311331233133314331533163317331833193320332133223323332433253326332733283329333033313332333333343335333633373338333933403341334233433344334533463347334833493350335133523353335433553356335733583359336033613362336333643365336633673368336933703371337233733374337533763377337833793380338133823383338433853386338733883389339033913392339333943395339633973398339934003401340234033404340534063407340834093410341134123413341434153416341734183419342034213422342334243425342634273428342934303431343234333434343534363437343834393440344134423443344434453446344734483449345034513452345334543455345634573458345934603461346234633464346534663467346834693470347134723473347434753476347734783479348034813482348334843485348634873488348934903491349234933494349534963497349834993500350135023503350435053506350735083509351035113512351335143515351635173518351935203521352235233524352535263527352835293530353135323533353435353536353735383539354035413542354335443545354635473548354935503551355235533554355535563557355835593560356135623563356435653566356735683569357035713572357335743575357635773578357935803581358235833584358535863587358835893590359135923593359435953596359735983599360036013602360336043605360636073608360936103611361236133614361536163617361836193620362136223623362436253626362736283629363036313632363336343635363636373638363936403641364236433644364536463647364836493650365136523653365436553656365736583659366036613662366336643665366636673668366936703671367236733674367536763677367836793680368136823683368436853686368736883689369036913692369336943695369636973698369937003701370237033704370537063707370837093710371137123713371437153716371737183719372037213722372337243725372637273728372937303731373237333734373537363737373837393740374137423743374437453746374737483749375037513752375337543755375637573758375937603761376237633764376537663767376837693770377137723773377437753776377737783779378037813782378337843785378637873788378937903791379237933794379537963797379837993800380138023803380438053806380738083809381038113812381338143815381638173818381938203821382238233824382538263827382838293830383138323833383438353836383738383839384038413842384338443845384638473848384938503851385238533854385538563857385838593860386138623863386438653866386738683869387038713872387338743875387638773878387938803881388238833884388538863887388838893890389138923893389438953896389738983899390039013902390339043905390639073908390939103911391239133914391539163917391839193920392139223923392439253926392739283929393039313932393339343935393639373938393939403941394239433944394539463947394839493950395139523953395439553956395739583959396039613962396339643965396639673968396939703971397239733974397539763977397839793980398139823983398439853986398739883989399039913992399339943995399639973998399940004001400240034004400540064007400840094010401140124013401440154016401740184019402040214022402340244025402640274028402940304031403240334034403540364037403840394040404140424043404440454046404740484049405040514052405340544055405640574058405940604061406240634064406540664067406840694070407140724073407440754076407740784079408040814082408340844085408640874088408940904091409240934094409540964097409840994100410141024103410441054106410741084109411041114112411341144115411641174118411941204121412241234124412541264127412841294130413141324133413441354136413741384139414041414142414341444145414641474148414941504151415241534154415541564157415841594160416141624163416441654166416741684169417041714172417341744175417641774178417941804181418241834184418541864187418841894190419141924193419441954196419741984199420042014202420342044205420642074208420942104211421242134214421542164217421842194220422142224223422442254226422742284229423042314232423342344235423642374238423942404241424242434244424542464247424842494250425142524253425442554256425742584259426042614262426342644265426642674268426942704271427242734274427542764277427842794280428142824283428442854286428742884289429042914292429342944295429642974298429943004301430243034304430543064307430843094310431143124313431443154316431743184319432043214322432343244325432643274328432943304331433243334334433543364337433843394340434143424343434443454346434743484349435043514352435343544355435643574358435943604361436243634364436543664367436843694370437143724373437443754376437743784379438043814382438343844385438643874388438943904391439243934394439543964397439843994400440144024403440444054406440744084409441044114412441344144415441644174418441944204421442244234424442544264427442844294430443144324433443444354436443744384439444044414442444344444445444644474448444944504451445244534454445544564457445844594460446144624463446444654466446744684469447044714472447344744475447644774478447944804481448244834484448544864487448844894490449144924493449444954496449744984499450045014502450345044505450645074508450945104511451245134514451545164517451845194520452145224523452445254526452745284529453045314532453345344535453645374538453945404541454245434544454545464547454845494550455145524553455445554556455745584559456045614562456345644565456645674568456945704571457245734574457545764577457845794580458145824583458445854586458745884589459045914592459345944595459645974598459946004601460246034604460546064607460846094610461146124613461446154616461746184619462046214622462346244625462646274628462946304631463246334634463546364637463846394640464146424643464446454646464746484649465046514652465346544655465646574658465946604661466246634664466546664667466846694670467146724673467446754676467746784679468046814682468346844685468646874688468946904691469246934694469546964697469846994700470147024703470447054706470747084709471047114712471347144715471647174718471947204721472247234724472547264727472847294730473147324733473447354736473747384739474047414742474347444745474647474748474947504751475247534754475547564757475847594760476147624763476447654766476747684769477047714772477347744775477647774778477947804781478247834784478547864787478847894790479147924793479447954796479747984799480048014802480348044805480648074808480948104811481248134814481548164817481848194820482148224823482448254826482748284829483048314832483348344835483648374838483948404841484248434844484548464847484848494850485148524853485448554856485748584859486048614862486348644865486648674868486948704871487248734874487548764877487848794880488148824883488448854886488748884889489048914892489348944895489648974898489949004901490249034904490549064907490849094910491149124913491449154916491749184919492049214922492349244925492649274928492949304931493249334934493549364937493849394940494149424943494449454946494749484949495049514952495349544955495649574958495949604961496249634964496549664967496849694970497149724973497449754976497749784979498049814982498349844985498649874988498949904991499249934994499549964997499849995000500150025003500450055006500750085009501050115012501350145015501650175018501950205021502250235024502550265027502850295030503150325033503450355036503750385039504050415042504350445045504650475048504950505051505250535054505550565057505850595060506150625063506450655066506750685069507050715072507350745075507650775078507950805081508250835084508550865087508850895090509150925093509450955096509750985099510051015102510351045105510651075108510951105111511251135114511551165117511851195120512151225123512451255126512751285129513051315132513351345135513651375138513951405141514251435144514551465147514851495150515151525153515451555156515751585159516051615162516351645165516651675168516951705171517251735174517551765177517851795180518151825183518451855186518751885189519051915192519351945195519651975198519952005201520252035204520552065207520852095210521152125213521452155216521752185219522052215222522352245225522652275228522952305231523252335234523552365237523852395240524152425243524452455246524752485249525052515252525352545255525652575258525952605261526252635264526552665267526852695270527152725273527452755276527752785279528052815282528352845285528652875288528952905291529252935294529552965297529852995300530153025303530453055306530753085309531053115312531353145315531653175318531953205321532253235324532553265327532853295330533153325333533453355336533753385339534053415342534353445345534653475348534953505351535253535354535553565357535853595360536153625363536453655366536753685369537053715372537353745375537653775378537953805381538253835384538553865387538853895390539153925393539453955396539753985399540054015402540354045405540654075408540954105411541254135414541554165417541854195420542154225423542454255426542754285429543054315432543354345435543654375438543954405441544254435444544554465447544854495450545154525453545454555456545754585459546054615462546354645465546654675468546954705471547254735474547554765477547854795480548154825483548454855486548754885489549054915492549354945495549654975498549955005501550255035504550555065507550855095510551155125513551455155516551755185519552055215522552355245525552655275528552955305531553255335534553555365537553855395540554155425543554455455546554755485549555055515552555355545555555655575558555955605561556255635564556555665567556855695570557155725573557455755576557755785579558055815582558355845585558655875588558955905591559255935594559555965597559855995600560156025603560456055606560756085609561056115612561356145615561656175618561956205621562256235624562556265627562856295630563156325633563456355636563756385639564056415642564356445645564656475648564956505651565256535654565556565657565856595660566156625663566456655666566756685669567056715672567356745675567656775678567956805681568256835684568556865687568856895690569156925693569456955696569756985699570057015702570357045705570657075708570957105711571257135714571557165717571857195720572157225723572457255726572757285729573057315732573357345735573657375738573957405741574257435744574557465747574857495750575157525753575457555756575757585759576057615762576357645765576657675768576957705771577257735774577557765777577857795780578157825783578457855786578757885789579057915792579357945795579657975798579958005801580258035804580558065807580858095810581158125813581458155816581758185819582058215822582358245825582658275828582958305831583258335834583558365837583858395840584158425843584458455846584758485849585058515852585358545855585658575858585958605861586258635864586558665867586858695870587158725873587458755876587758785879588058815882588358845885588658875888588958905891589258935894589558965897589858995900590159025903590459055906590759085909591059115912591359145915591659175918591959205921592259235924592559265927592859295930593159325933593459355936593759385939594059415942594359445945594659475948594959505951595259535954595559565957595859595960596159625963596459655966596759685969597059715972597359745975597659775978597959805981598259835984598559865987598859895990599159925993599459955996599759985999600060016002600360046005600660076008600960106011601260136014601560166017601860196020602160226023602460256026602760286029603060316032603360346035603660376038603960406041604260436044604560466047604860496050605160526053605460556056605760586059606060616062606360646065606660676068606960706071607260736074607560766077607860796080608160826083608460856086608760886089609060916092609360946095609660976098609961006101610261036104610561066107610861096110611161126113611461156116611761186119612061216122612361246125612661276128612961306131613261336134613561366137613861396140614161426143614461456146614761486149615061516152615361546155615661576158615961606161616261636164616561666167616861696170617161726173617461756176617761786179618061816182618361846185618661876188618961906191619261936194619561966197619861996200620162026203620462056206620762086209621062116212621362146215621662176218621962206221622262236224622562266227622862296230623162326233623462356236623762386239624062416242624362446245624662476248624962506251625262536254625562566257625862596260626162626263626462656266626762686269627062716272627362746275627662776278627962806281628262836284628562866287628862896290629162926293629462956296629762986299630063016302630363046305630663076308630963106311631263136314631563166317631863196320632163226323632463256326632763286329633063316332633363346335633663376338633963406341634263436344634563466347634863496350635163526353635463556356635763586359636063616362636363646365636663676368636963706371637263736374637563766377637863796380638163826383638463856386638763886389639063916392639363946395639663976398639964006401640264036404640564066407640864096410641164126413641464156416641764186419642064216422642364246425642664276428642964306431643264336434643564366437643864396440644164426443644464456446644764486449645064516452645364546455645664576458645964606461646264636464646564666467646864696470647164726473647464756476647764786479648064816482648364846485648664876488648964906491649264936494649564966497649864996500650165026503650465056506650765086509651065116512651365146515651665176518651965206521652265236524652565266527652865296530653165326533653465356536653765386539654065416542654365446545654665476548654965506551655265536554655565566557655865596560656165626563656465656566656765686569657065716572657365746575657665776578657965806581658265836584658565866587658865896590659165926593659465956596659765986599660066016602660366046605660666076608660966106611661266136614661566166617661866196620662166226623662466256626662766286629663066316632663366346635663666376638663966406641664266436644664566466647664866496650665166526653665466556656665766586659666066616662666366646665666666676668666966706671667266736674667566766677667866796680668166826683668466856686668766886689669066916692669366946695669666976698669967006701670267036704670567066707670867096710671167126713671467156716671767186719672067216722672367246725672667276728672967306731673267336734673567366737673867396740674167426743674467456746674767486749675067516752675367546755675667576758675967606761676267636764676567666767676867696770677167726773677467756776677767786779678067816782678367846785678667876788678967906791679267936794679567966797679867996800680168026803680468056806680768086809681068116812681368146815681668176818681968206821682268236824682568266827682868296830683168326833683468356836683768386839684068416842684368446845684668476848684968506851685268536854685568566857685868596860686168626863686468656866686768686869687068716872687368746875687668776878687968806881688268836884688568866887688868896890689168926893689468956896689768986899690069016902690369046905690669076908690969106911691269136914691569166917691869196920692169226923692469256926692769286929693069316932693369346935693669376938693969406941694269436944694569466947694869496950695169526953695469556956695769586959696069616962696369646965696669676968696969706971697269736974697569766977697869796980698169826983698469856986698769886989699069916992699369946995699669976998699970007001700270037004700570067007700870097010701170127013701470157016701770187019702070217022702370247025702670277028702970307031703270337034703570367037703870397040704170427043704470457046704770487049705070517052705370547055705670577058705970607061706270637064706570667067706870697070707170727073707470757076707770787079708070817082708370847085708670877088708970907091709270937094709570967097709870997100710171027103710471057106710771087109711071117112711371147115711671177118711971207121712271237124712571267127712871297130713171327133713471357136713771387139714071417142714371447145714671477148714971507151715271537154715571567157715871597160716171627163716471657166716771687169717071717172717371747175717671777178717971807181718271837184718571867187718871897190719171927193719471957196719771987199720072017202720372047205720672077208720972107211721272137214721572167217721872197220722172227223722472257226722772287229723072317232723372347235723672377238723972407241724272437244724572467247724872497250725172527253725472557256725772587259726072617262726372647265726672677268726972707271727272737274727572767277727872797280728172827283728472857286728772887289729072917292729372947295729672977298729973007301730273037304730573067307730873097310731173127313731473157316731773187319732073217322732373247325732673277328732973307331733273337334733573367337733873397340734173427343734473457346734773487349735073517352735373547355735673577358735973607361736273637364736573667367736873697370737173727373737473757376737773787379738073817382738373847385738673877388738973907391739273937394739573967397739873997400740174027403740474057406740774087409741074117412741374147415741674177418741974207421742274237424742574267427742874297430743174327433743474357436743774387439744074417442744374447445744674477448744974507451745274537454745574567457745874597460746174627463746474657466746774687469747074717472747374747475747674777478747974807481748274837484748574867487748874897490749174927493749474957496749774987499750075017502750375047505750675077508750975107511751275137514751575167517751875197520752175227523752475257526752775287529753075317532753375347535753675377538753975407541754275437544754575467547754875497550755175527553755475557556755775587559756075617562756375647565756675677568756975707571757275737574757575767577757875797580758175827583758475857586758775887589759075917592759375947595759675977598759976007601760276037604760576067607760876097610761176127613761476157616761776187619762076217622762376247625762676277628762976307631763276337634763576367637763876397640764176427643764476457646764776487649765076517652765376547655765676577658765976607661766276637664766576667667766876697670767176727673767476757676767776787679768076817682768376847685768676877688768976907691769276937694769576967697769876997700770177027703770477057706770777087709771077117712771377147715771677177718771977207721772277237724772577267727772877297730773177327733773477357736773777387739774077417742774377447745774677477748774977507751775277537754775577567757775877597760776177627763776477657766776777687769777077717772777377747775777677777778777977807781778277837784778577867787778877897790779177927793779477957796779777987799780078017802780378047805780678077808780978107811781278137814781578167817781878197820782178227823782478257826782778287829783078317832783378347835783678377838783978407841784278437844784578467847784878497850785178527853785478557856785778587859786078617862786378647865786678677868786978707871787278737874787578767877787878797880788178827883788478857886788778887889789078917892789378947895789678977898789979007901790279037904790579067907790879097910791179127913791479157916791779187919792079217922792379247925792679277928792979307931793279337934793579367937793879397940794179427943794479457946794779487949795079517952795379547955795679577958795979607961796279637964796579667967796879697970797179727973797479757976797779787979798079817982798379847985798679877988798979907991799279937994799579967997799879998000800180028003800480058006800780088009801080118012801380148015801680178018801980208021802280238024802580268027802880298030803180328033803480358036803780388039804080418042804380448045804680478048804980508051805280538054805580568057805880598060806180628063806480658066806780688069807080718072807380748075807680778078807980808081808280838084808580868087808880898090809180928093809480958096809780988099810081018102810381048105810681078108810981108111811281138114811581168117811881198120812181228123812481258126812781288129813081318132813381348135813681378138813981408141814281438144814581468147814881498150815181528153815481558156815781588159816081618162816381648165816681678168816981708171817281738174817581768177817881798180818181828183818481858186818781888189819081918192819381948195819681978198819982008201820282038204820582068207820882098210821182128213821482158216821782188219822082218222822382248225822682278228822982308231823282338234823582368237823882398240824182428243824482458246824782488249825082518252825382548255825682578258825982608261826282638264826582668267826882698270827182728273827482758276827782788279828082818282828382848285828682878288828982908291829282938294829582968297829882998300830183028303830483058306830783088309831083118312831383148315831683178318831983208321832283238324832583268327832883298330833183328333833483358336833783388339834083418342834383448345834683478348834983508351835283538354835583568357835883598360836183628363836483658366836783688369837083718372837383748375837683778378837983808381838283838384838583868387838883898390839183928393839483958396839783988399840084018402840384048405840684078408840984108411841284138414841584168417841884198420842184228423842484258426842784288429843084318432843384348435843684378438843984408441844284438444844584468447844884498450845184528453845484558456845784588459846084618462846384648465846684678468846984708471847284738474847584768477847884798480848184828483848484858486848784888489849084918492849384948495849684978498849985008501850285038504850585068507850885098510851185128513851485158516851785188519852085218522852385248525852685278528852985308531853285338534853585368537853885398540854185428543854485458546854785488549855085518552855385548555855685578558855985608561856285638564856585668567856885698570857185728573857485758576857785788579858085818582858385848585858685878588858985908591859285938594859585968597859885998600860186028603860486058606860786088609861086118612861386148615861686178618861986208621862286238624862586268627862886298630863186328633863486358636863786388639864086418642864386448645864686478648864986508651865286538654865586568657865886598660866186628663866486658666866786688669867086718672867386748675867686778678867986808681868286838684868586868687868886898690869186928693869486958696869786988699870087018702870387048705870687078708870987108711871287138714871587168717871887198720872187228723872487258726872787288729873087318732873387348735873687378738873987408741874287438744874587468747874887498750875187528753875487558756875787588759876087618762876387648765876687678768876987708771877287738774877587768777877887798780878187828783878487858786878787888789879087918792879387948795879687978798879988008801880288038804880588068807880888098810881188128813881488158816881788188819882088218822882388248825882688278828882988308831883288338834883588368837883888398840884188428843884488458846884788488849885088518852885388548855885688578858885988608861886288638864886588668867886888698870887188728873887488758876887788788879888088818882888388848885888688878888888988908891889288938894889588968897889888998900890189028903890489058906890789088909891089118912891389148915891689178918891989208921892289238924
  1. /*
  2. * linux/drivers/s390/net/qeth_main.c
  3. *
  4. * Linux on zSeries OSA Express and HiperSockets support
  5. *
  6. * Copyright 2000,2003 IBM Corporation
  7. *
  8. * Author(s): Original Code written by
  9. * Utz Bacher (utz.bacher@de.ibm.com)
  10. * Rewritten by
  11. * Frank Pavlic (fpavlic@de.ibm.com) and
  12. * Thomas Spatzier <tspat@de.ibm.com>
  13. *
  14. * This program is free software; you can redistribute it and/or modify
  15. * it under the terms of the GNU General Public License as published by
  16. * the Free Software Foundation; either version 2, or (at your option)
  17. * any later version.
  18. *
  19. * This program is distributed in the hope that it will be useful,
  20. * but WITHOUT ANY WARRANTY; without even the implied warranty of
  21. * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
  22. * GNU General Public License for more details.
  23. *
  24. * You should have received a copy of the GNU General Public License
  25. * along with this program; if not, write to the Free Software
  26. * Foundation, Inc., 675 Mass Ave, Cambridge, MA 02139, USA.
  27. */
  28. #include <linux/module.h>
  29. #include <linux/moduleparam.h>
  30. #include <linux/string.h>
  31. #include <linux/errno.h>
  32. #include <linux/mm.h>
  33. #include <linux/ip.h>
  34. #include <linux/inetdevice.h>
  35. #include <linux/netdevice.h>
  36. #include <linux/sched.h>
  37. #include <linux/workqueue.h>
  38. #include <linux/kernel.h>
  39. #include <linux/slab.h>
  40. #include <linux/interrupt.h>
  41. #include <linux/tcp.h>
  42. #include <linux/icmp.h>
  43. #include <linux/skbuff.h>
  44. #include <linux/in.h>
  45. #include <linux/igmp.h>
  46. #include <linux/init.h>
  47. #include <linux/reboot.h>
  48. #include <linux/mii.h>
  49. #include <linux/rcupdate.h>
  50. #include <linux/ethtool.h>
  51. #include <net/arp.h>
  52. #include <net/ip.h>
  53. #include <net/route.h>
  54. #include <asm/ebcdic.h>
  55. #include <asm/io.h>
  56. #include <asm/qeth.h>
  57. #include <asm/timex.h>
  58. #include <asm/semaphore.h>
  59. #include <asm/uaccess.h>
  60. #include <asm/s390_rdev.h>
  61. #include "qeth.h"
  62. #include "qeth_mpc.h"
  63. #include "qeth_fs.h"
  64. #include "qeth_eddp.h"
  65. #include "qeth_tso.h"
  66. static const char *version = "qeth S/390 OSA-Express driver";
  67. /**
  68. * Debug Facility Stuff
  69. */
  70. static debug_info_t *qeth_dbf_setup = NULL;
  71. static debug_info_t *qeth_dbf_data = NULL;
  72. static debug_info_t *qeth_dbf_misc = NULL;
  73. static debug_info_t *qeth_dbf_control = NULL;
  74. debug_info_t *qeth_dbf_trace = NULL;
  75. static debug_info_t *qeth_dbf_sense = NULL;
  76. static debug_info_t *qeth_dbf_qerr = NULL;
  77. DEFINE_PER_CPU(char[256], qeth_dbf_txt_buf);
  78. static struct lock_class_key qdio_out_skb_queue_key;
  79. /**
  80. * some more definitions and declarations
  81. */
  82. static unsigned int known_devices[][10] = QETH_MODELLIST_ARRAY;
  83. /* list of our cards */
  84. struct qeth_card_list_struct qeth_card_list;
  85. /*process list want to be notified*/
  86. spinlock_t qeth_notify_lock;
  87. struct list_head qeth_notify_list;
  88. static void qeth_send_control_data_cb(struct qeth_channel *,
  89. struct qeth_cmd_buffer *);
  90. /**
  91. * here we go with function implementation
  92. */
  93. static void
  94. qeth_init_qdio_info(struct qeth_card *card);
  95. static int
  96. qeth_init_qdio_queues(struct qeth_card *card);
  97. static int
  98. qeth_alloc_qdio_buffers(struct qeth_card *card);
  99. static void
  100. qeth_free_qdio_buffers(struct qeth_card *);
  101. static void
  102. qeth_clear_qdio_buffers(struct qeth_card *);
  103. static void
  104. qeth_clear_ip_list(struct qeth_card *, int, int);
  105. static void
  106. qeth_clear_ipacmd_list(struct qeth_card *);
  107. static int
  108. qeth_qdio_clear_card(struct qeth_card *, int);
  109. static void
  110. qeth_clear_working_pool_list(struct qeth_card *);
  111. static void
  112. qeth_clear_cmd_buffers(struct qeth_channel *);
  113. static int
  114. qeth_stop(struct net_device *);
  115. static void
  116. qeth_clear_ipato_list(struct qeth_card *);
  117. static int
  118. qeth_is_addr_covered_by_ipato(struct qeth_card *, struct qeth_ipaddr *);
  119. static void
  120. qeth_irq_tasklet(unsigned long);
  121. static int
  122. qeth_set_online(struct ccwgroup_device *);
  123. static int
  124. __qeth_set_online(struct ccwgroup_device *gdev, int recovery_mode);
  125. static struct qeth_ipaddr *
  126. qeth_get_addr_buffer(enum qeth_prot_versions);
  127. static void
  128. qeth_set_multicast_list(struct net_device *);
  129. static void
  130. qeth_setadp_promisc_mode(struct qeth_card *);
  131. static void
  132. qeth_notify_processes(void)
  133. {
  134. /*notify all registered processes */
  135. struct qeth_notify_list_struct *n_entry;
  136. QETH_DBF_TEXT(trace,3,"procnoti");
  137. spin_lock(&qeth_notify_lock);
  138. list_for_each_entry(n_entry, &qeth_notify_list, list) {
  139. send_sig(n_entry->signum, n_entry->task, 1);
  140. }
  141. spin_unlock(&qeth_notify_lock);
  142. }
  143. int
  144. qeth_notifier_unregister(struct task_struct *p)
  145. {
  146. struct qeth_notify_list_struct *n_entry, *tmp;
  147. QETH_DBF_TEXT(trace, 2, "notunreg");
  148. spin_lock(&qeth_notify_lock);
  149. list_for_each_entry_safe(n_entry, tmp, &qeth_notify_list, list) {
  150. if (n_entry->task == p) {
  151. list_del(&n_entry->list);
  152. kfree(n_entry);
  153. goto out;
  154. }
  155. }
  156. out:
  157. spin_unlock(&qeth_notify_lock);
  158. return 0;
  159. }
  160. int
  161. qeth_notifier_register(struct task_struct *p, int signum)
  162. {
  163. struct qeth_notify_list_struct *n_entry;
  164. /*check first if entry already exists*/
  165. spin_lock(&qeth_notify_lock);
  166. list_for_each_entry(n_entry, &qeth_notify_list, list) {
  167. if (n_entry->task == p) {
  168. n_entry->signum = signum;
  169. spin_unlock(&qeth_notify_lock);
  170. return 0;
  171. }
  172. }
  173. spin_unlock(&qeth_notify_lock);
  174. n_entry = (struct qeth_notify_list_struct *)
  175. kmalloc(sizeof(struct qeth_notify_list_struct),GFP_KERNEL);
  176. if (!n_entry)
  177. return -ENOMEM;
  178. n_entry->task = p;
  179. n_entry->signum = signum;
  180. spin_lock(&qeth_notify_lock);
  181. list_add(&n_entry->list,&qeth_notify_list);
  182. spin_unlock(&qeth_notify_lock);
  183. return 0;
  184. }
  185. /**
  186. * free channel command buffers
  187. */
  188. static void
  189. qeth_clean_channel(struct qeth_channel *channel)
  190. {
  191. int cnt;
  192. QETH_DBF_TEXT(setup, 2, "freech");
  193. for (cnt = 0; cnt < QETH_CMD_BUFFER_NO; cnt++)
  194. kfree(channel->iob[cnt].data);
  195. }
  196. /**
  197. * free card
  198. */
  199. static void
  200. qeth_free_card(struct qeth_card *card)
  201. {
  202. QETH_DBF_TEXT(setup, 2, "freecrd");
  203. QETH_DBF_HEX(setup, 2, &card, sizeof(void *));
  204. qeth_clean_channel(&card->read);
  205. qeth_clean_channel(&card->write);
  206. if (card->dev)
  207. free_netdev(card->dev);
  208. qeth_clear_ip_list(card, 0, 0);
  209. qeth_clear_ipato_list(card);
  210. kfree(card->ip_tbd_list);
  211. qeth_free_qdio_buffers(card);
  212. kfree(card);
  213. }
  214. /**
  215. * alloc memory for command buffer per channel
  216. */
  217. static int
  218. qeth_setup_channel(struct qeth_channel *channel)
  219. {
  220. int cnt;
  221. QETH_DBF_TEXT(setup, 2, "setupch");
  222. for (cnt=0; cnt < QETH_CMD_BUFFER_NO; cnt++) {
  223. channel->iob[cnt].data = (char *)
  224. kmalloc(QETH_BUFSIZE, GFP_DMA|GFP_KERNEL);
  225. if (channel->iob[cnt].data == NULL)
  226. break;
  227. channel->iob[cnt].state = BUF_STATE_FREE;
  228. channel->iob[cnt].channel = channel;
  229. channel->iob[cnt].callback = qeth_send_control_data_cb;
  230. channel->iob[cnt].rc = 0;
  231. }
  232. if (cnt < QETH_CMD_BUFFER_NO) {
  233. while (cnt-- > 0)
  234. kfree(channel->iob[cnt].data);
  235. return -ENOMEM;
  236. }
  237. channel->buf_no = 0;
  238. channel->io_buf_no = 0;
  239. atomic_set(&channel->irq_pending, 0);
  240. spin_lock_init(&channel->iob_lock);
  241. init_waitqueue_head(&channel->wait_q);
  242. channel->irq_tasklet.data = (unsigned long) channel;
  243. channel->irq_tasklet.func = qeth_irq_tasklet;
  244. return 0;
  245. }
  246. /**
  247. * alloc memory for card structure
  248. */
  249. static struct qeth_card *
  250. qeth_alloc_card(void)
  251. {
  252. struct qeth_card *card;
  253. QETH_DBF_TEXT(setup, 2, "alloccrd");
  254. card = kzalloc(sizeof(struct qeth_card), GFP_DMA|GFP_KERNEL);
  255. if (!card)
  256. return NULL;
  257. QETH_DBF_HEX(setup, 2, &card, sizeof(void *));
  258. if (qeth_setup_channel(&card->read)) {
  259. kfree(card);
  260. return NULL;
  261. }
  262. if (qeth_setup_channel(&card->write)) {
  263. qeth_clean_channel(&card->read);
  264. kfree(card);
  265. return NULL;
  266. }
  267. return card;
  268. }
  269. static long
  270. __qeth_check_irb_error(struct ccw_device *cdev, unsigned long intparm,
  271. struct irb *irb)
  272. {
  273. if (!IS_ERR(irb))
  274. return 0;
  275. switch (PTR_ERR(irb)) {
  276. case -EIO:
  277. PRINT_WARN("i/o-error on device %s\n", cdev->dev.bus_id);
  278. QETH_DBF_TEXT(trace, 2, "ckirberr");
  279. QETH_DBF_TEXT_(trace, 2, " rc%d", -EIO);
  280. break;
  281. case -ETIMEDOUT:
  282. PRINT_WARN("timeout on device %s\n", cdev->dev.bus_id);
  283. QETH_DBF_TEXT(trace, 2, "ckirberr");
  284. QETH_DBF_TEXT_(trace, 2, " rc%d", -ETIMEDOUT);
  285. if (intparm == QETH_RCD_PARM) {
  286. struct qeth_card *card = CARD_FROM_CDEV(cdev);
  287. if (card && (card->data.ccwdev == cdev)) {
  288. card->data.state = CH_STATE_DOWN;
  289. wake_up(&card->wait_q);
  290. }
  291. }
  292. break;
  293. default:
  294. PRINT_WARN("unknown error %ld on device %s\n", PTR_ERR(irb),
  295. cdev->dev.bus_id);
  296. QETH_DBF_TEXT(trace, 2, "ckirberr");
  297. QETH_DBF_TEXT(trace, 2, " rc???");
  298. }
  299. return PTR_ERR(irb);
  300. }
  301. static int
  302. qeth_get_problem(struct ccw_device *cdev, struct irb *irb)
  303. {
  304. int dstat,cstat;
  305. char *sense;
  306. sense = (char *) irb->ecw;
  307. cstat = irb->scsw.cstat;
  308. dstat = irb->scsw.dstat;
  309. if (cstat & (SCHN_STAT_CHN_CTRL_CHK | SCHN_STAT_INTF_CTRL_CHK |
  310. SCHN_STAT_CHN_DATA_CHK | SCHN_STAT_CHAIN_CHECK |
  311. SCHN_STAT_PROT_CHECK | SCHN_STAT_PROG_CHECK)) {
  312. QETH_DBF_TEXT(trace,2, "CGENCHK");
  313. PRINT_WARN("check on device %s, dstat=x%x, cstat=x%x ",
  314. cdev->dev.bus_id, dstat, cstat);
  315. HEXDUMP16(WARN, "irb: ", irb);
  316. HEXDUMP16(WARN, "irb: ", ((char *) irb) + 32);
  317. return 1;
  318. }
  319. if (dstat & DEV_STAT_UNIT_CHECK) {
  320. if (sense[SENSE_RESETTING_EVENT_BYTE] &
  321. SENSE_RESETTING_EVENT_FLAG) {
  322. QETH_DBF_TEXT(trace,2,"REVIND");
  323. return 1;
  324. }
  325. if (sense[SENSE_COMMAND_REJECT_BYTE] &
  326. SENSE_COMMAND_REJECT_FLAG) {
  327. QETH_DBF_TEXT(trace,2,"CMDREJi");
  328. return 0;
  329. }
  330. if ((sense[2] == 0xaf) && (sense[3] == 0xfe)) {
  331. QETH_DBF_TEXT(trace,2,"AFFE");
  332. return 1;
  333. }
  334. if ((!sense[0]) && (!sense[1]) && (!sense[2]) && (!sense[3])) {
  335. QETH_DBF_TEXT(trace,2,"ZEROSEN");
  336. return 0;
  337. }
  338. QETH_DBF_TEXT(trace,2,"DGENCHK");
  339. return 1;
  340. }
  341. return 0;
  342. }
  343. static int qeth_issue_next_read(struct qeth_card *);
  344. /**
  345. * interrupt handler
  346. */
  347. static void
  348. qeth_irq(struct ccw_device *cdev, unsigned long intparm, struct irb *irb)
  349. {
  350. int rc;
  351. int cstat,dstat;
  352. struct qeth_cmd_buffer *buffer;
  353. struct qeth_channel *channel;
  354. struct qeth_card *card;
  355. QETH_DBF_TEXT(trace,5,"irq");
  356. if (__qeth_check_irb_error(cdev, intparm, irb))
  357. return;
  358. cstat = irb->scsw.cstat;
  359. dstat = irb->scsw.dstat;
  360. card = CARD_FROM_CDEV(cdev);
  361. if (!card)
  362. return;
  363. if (card->read.ccwdev == cdev){
  364. channel = &card->read;
  365. QETH_DBF_TEXT(trace,5,"read");
  366. } else if (card->write.ccwdev == cdev) {
  367. channel = &card->write;
  368. QETH_DBF_TEXT(trace,5,"write");
  369. } else {
  370. channel = &card->data;
  371. QETH_DBF_TEXT(trace,5,"data");
  372. }
  373. atomic_set(&channel->irq_pending, 0);
  374. if (irb->scsw.fctl & (SCSW_FCTL_CLEAR_FUNC))
  375. channel->state = CH_STATE_STOPPED;
  376. if (irb->scsw.fctl & (SCSW_FCTL_HALT_FUNC))
  377. channel->state = CH_STATE_HALTED;
  378. /*let's wake up immediately on data channel*/
  379. if ((channel == &card->data) && (intparm != 0) &&
  380. (intparm != QETH_RCD_PARM))
  381. goto out;
  382. if (intparm == QETH_CLEAR_CHANNEL_PARM) {
  383. QETH_DBF_TEXT(trace, 6, "clrchpar");
  384. /* we don't have to handle this further */
  385. intparm = 0;
  386. }
  387. if (intparm == QETH_HALT_CHANNEL_PARM) {
  388. QETH_DBF_TEXT(trace, 6, "hltchpar");
  389. /* we don't have to handle this further */
  390. intparm = 0;
  391. }
  392. if ((dstat & DEV_STAT_UNIT_EXCEP) ||
  393. (dstat & DEV_STAT_UNIT_CHECK) ||
  394. (cstat)) {
  395. if (irb->esw.esw0.erw.cons) {
  396. /* TODO: we should make this s390dbf */
  397. PRINT_WARN("sense data available on channel %s.\n",
  398. CHANNEL_ID(channel));
  399. PRINT_WARN(" cstat 0x%X\n dstat 0x%X\n", cstat, dstat);
  400. HEXDUMP16(WARN,"irb: ",irb);
  401. HEXDUMP16(WARN,"sense data: ",irb->ecw);
  402. }
  403. if (intparm == QETH_RCD_PARM) {
  404. channel->state = CH_STATE_DOWN;
  405. goto out;
  406. }
  407. rc = qeth_get_problem(cdev,irb);
  408. if (rc) {
  409. qeth_schedule_recovery(card);
  410. goto out;
  411. }
  412. }
  413. if (intparm == QETH_RCD_PARM) {
  414. channel->state = CH_STATE_RCD_DONE;
  415. goto out;
  416. }
  417. if (intparm) {
  418. buffer = (struct qeth_cmd_buffer *) __va((addr_t)intparm);
  419. buffer->state = BUF_STATE_PROCESSED;
  420. }
  421. if (channel == &card->data)
  422. return;
  423. if (channel == &card->read &&
  424. channel->state == CH_STATE_UP)
  425. qeth_issue_next_read(card);
  426. qeth_irq_tasklet((unsigned long)channel);
  427. return;
  428. out:
  429. wake_up(&card->wait_q);
  430. }
  431. /**
  432. * tasklet function scheduled from irq handler
  433. */
  434. static void
  435. qeth_irq_tasklet(unsigned long data)
  436. {
  437. struct qeth_card *card;
  438. struct qeth_channel *channel;
  439. struct qeth_cmd_buffer *iob;
  440. __u8 index;
  441. QETH_DBF_TEXT(trace,5,"irqtlet");
  442. channel = (struct qeth_channel *) data;
  443. iob = channel->iob;
  444. index = channel->buf_no;
  445. card = CARD_FROM_CDEV(channel->ccwdev);
  446. while (iob[index].state == BUF_STATE_PROCESSED) {
  447. if (iob[index].callback !=NULL) {
  448. iob[index].callback(channel,iob + index);
  449. }
  450. index = (index + 1) % QETH_CMD_BUFFER_NO;
  451. }
  452. channel->buf_no = index;
  453. wake_up(&card->wait_q);
  454. }
  455. static int qeth_stop_card(struct qeth_card *, int);
  456. static int
  457. __qeth_set_offline(struct ccwgroup_device *cgdev, int recovery_mode)
  458. {
  459. struct qeth_card *card = (struct qeth_card *) cgdev->dev.driver_data;
  460. int rc = 0, rc2 = 0, rc3 = 0;
  461. enum qeth_card_states recover_flag;
  462. QETH_DBF_TEXT(setup, 3, "setoffl");
  463. QETH_DBF_HEX(setup, 3, &card, sizeof(void *));
  464. if (card->dev && netif_carrier_ok(card->dev))
  465. netif_carrier_off(card->dev);
  466. recover_flag = card->state;
  467. if (qeth_stop_card(card, recovery_mode) == -ERESTARTSYS){
  468. PRINT_WARN("Stopping card %s interrupted by user!\n",
  469. CARD_BUS_ID(card));
  470. return -ERESTARTSYS;
  471. }
  472. rc = ccw_device_set_offline(CARD_DDEV(card));
  473. rc2 = ccw_device_set_offline(CARD_WDEV(card));
  474. rc3 = ccw_device_set_offline(CARD_RDEV(card));
  475. if (!rc)
  476. rc = (rc2) ? rc2 : rc3;
  477. if (rc)
  478. QETH_DBF_TEXT_(setup, 2, "1err%d", rc);
  479. if (recover_flag == CARD_STATE_UP)
  480. card->state = CARD_STATE_RECOVER;
  481. qeth_notify_processes();
  482. return 0;
  483. }
  484. static int
  485. qeth_set_offline(struct ccwgroup_device *cgdev)
  486. {
  487. return __qeth_set_offline(cgdev, 0);
  488. }
  489. static int
  490. qeth_threads_running(struct qeth_card *card, unsigned long threads);
  491. static void
  492. qeth_remove_device(struct ccwgroup_device *cgdev)
  493. {
  494. struct qeth_card *card = (struct qeth_card *) cgdev->dev.driver_data;
  495. unsigned long flags;
  496. QETH_DBF_TEXT(setup, 3, "rmdev");
  497. QETH_DBF_HEX(setup, 3, &card, sizeof(void *));
  498. if (!card)
  499. return;
  500. wait_event(card->wait_q, qeth_threads_running(card, 0xffffffff) == 0);
  501. if (cgdev->state == CCWGROUP_ONLINE){
  502. card->use_hard_stop = 1;
  503. qeth_set_offline(cgdev);
  504. }
  505. /* remove form our internal list */
  506. write_lock_irqsave(&qeth_card_list.rwlock, flags);
  507. list_del(&card->list);
  508. write_unlock_irqrestore(&qeth_card_list.rwlock, flags);
  509. if (card->dev)
  510. unregister_netdev(card->dev);
  511. qeth_remove_device_attributes(&cgdev->dev);
  512. qeth_free_card(card);
  513. cgdev->dev.driver_data = NULL;
  514. put_device(&cgdev->dev);
  515. }
  516. static int
  517. qeth_register_addr_entry(struct qeth_card *, struct qeth_ipaddr *);
  518. static int
  519. qeth_deregister_addr_entry(struct qeth_card *, struct qeth_ipaddr *);
  520. /**
  521. * Add/remove address to/from card's ip list, i.e. try to add or remove
  522. * reference to/from an IP address that is already registered on the card.
  523. * Returns:
  524. * 0 address was on card and its reference count has been adjusted,
  525. * but is still > 0, so nothing has to be done
  526. * also returns 0 if card was not on card and the todo was to delete
  527. * the address -> there is also nothing to be done
  528. * 1 address was not on card and the todo is to add it to the card's ip
  529. * list
  530. * -1 address was on card and its reference count has been decremented
  531. * to <= 0 by the todo -> address must be removed from card
  532. */
  533. static int
  534. __qeth_ref_ip_on_card(struct qeth_card *card, struct qeth_ipaddr *todo,
  535. struct qeth_ipaddr **__addr)
  536. {
  537. struct qeth_ipaddr *addr;
  538. int found = 0;
  539. list_for_each_entry(addr, &card->ip_list, entry) {
  540. if (card->options.layer2) {
  541. if ((addr->type == todo->type) &&
  542. (memcmp(&addr->mac, &todo->mac,
  543. OSA_ADDR_LEN) == 0)) {
  544. found = 1;
  545. break;
  546. }
  547. continue;
  548. }
  549. if ((addr->proto == QETH_PROT_IPV4) &&
  550. (todo->proto == QETH_PROT_IPV4) &&
  551. (addr->type == todo->type) &&
  552. (addr->u.a4.addr == todo->u.a4.addr) &&
  553. (addr->u.a4.mask == todo->u.a4.mask)) {
  554. found = 1;
  555. break;
  556. }
  557. if ((addr->proto == QETH_PROT_IPV6) &&
  558. (todo->proto == QETH_PROT_IPV6) &&
  559. (addr->type == todo->type) &&
  560. (addr->u.a6.pfxlen == todo->u.a6.pfxlen) &&
  561. (memcmp(&addr->u.a6.addr, &todo->u.a6.addr,
  562. sizeof(struct in6_addr)) == 0)) {
  563. found = 1;
  564. break;
  565. }
  566. }
  567. if (found) {
  568. addr->users += todo->users;
  569. if (addr->users <= 0){
  570. *__addr = addr;
  571. return -1;
  572. } else {
  573. /* for VIPA and RXIP limit refcount to 1 */
  574. if (addr->type != QETH_IP_TYPE_NORMAL)
  575. addr->users = 1;
  576. return 0;
  577. }
  578. }
  579. if (todo->users > 0) {
  580. /* for VIPA and RXIP limit refcount to 1 */
  581. if (todo->type != QETH_IP_TYPE_NORMAL)
  582. todo->users = 1;
  583. return 1;
  584. } else
  585. return 0;
  586. }
  587. static int
  588. __qeth_address_exists_in_list(struct list_head *list, struct qeth_ipaddr *addr,
  589. int same_type)
  590. {
  591. struct qeth_ipaddr *tmp;
  592. list_for_each_entry(tmp, list, entry) {
  593. if ((tmp->proto == QETH_PROT_IPV4) &&
  594. (addr->proto == QETH_PROT_IPV4) &&
  595. ((same_type && (tmp->type == addr->type)) ||
  596. (!same_type && (tmp->type != addr->type)) ) &&
  597. (tmp->u.a4.addr == addr->u.a4.addr) ){
  598. return 1;
  599. }
  600. if ((tmp->proto == QETH_PROT_IPV6) &&
  601. (addr->proto == QETH_PROT_IPV6) &&
  602. ((same_type && (tmp->type == addr->type)) ||
  603. (!same_type && (tmp->type != addr->type)) ) &&
  604. (memcmp(&tmp->u.a6.addr, &addr->u.a6.addr,
  605. sizeof(struct in6_addr)) == 0) ) {
  606. return 1;
  607. }
  608. }
  609. return 0;
  610. }
  611. /*
  612. * Add IP to be added to todo list. If there is already an "add todo"
  613. * in this list we just incremenent the reference count.
  614. * Returns 0 if we just incremented reference count.
  615. */
  616. static int
  617. __qeth_insert_ip_todo(struct qeth_card *card, struct qeth_ipaddr *addr, int add)
  618. {
  619. struct qeth_ipaddr *tmp, *t;
  620. int found = 0;
  621. list_for_each_entry_safe(tmp, t, card->ip_tbd_list, entry) {
  622. if ((addr->type == QETH_IP_TYPE_DEL_ALL_MC) &&
  623. (tmp->type == QETH_IP_TYPE_DEL_ALL_MC))
  624. return 0;
  625. if (card->options.layer2) {
  626. if ((tmp->type == addr->type) &&
  627. (tmp->is_multicast == addr->is_multicast) &&
  628. (memcmp(&tmp->mac, &addr->mac,
  629. OSA_ADDR_LEN) == 0)) {
  630. found = 1;
  631. break;
  632. }
  633. continue;
  634. }
  635. if ((tmp->proto == QETH_PROT_IPV4) &&
  636. (addr->proto == QETH_PROT_IPV4) &&
  637. (tmp->type == addr->type) &&
  638. (tmp->is_multicast == addr->is_multicast) &&
  639. (tmp->u.a4.addr == addr->u.a4.addr) &&
  640. (tmp->u.a4.mask == addr->u.a4.mask)) {
  641. found = 1;
  642. break;
  643. }
  644. if ((tmp->proto == QETH_PROT_IPV6) &&
  645. (addr->proto == QETH_PROT_IPV6) &&
  646. (tmp->type == addr->type) &&
  647. (tmp->is_multicast == addr->is_multicast) &&
  648. (tmp->u.a6.pfxlen == addr->u.a6.pfxlen) &&
  649. (memcmp(&tmp->u.a6.addr, &addr->u.a6.addr,
  650. sizeof(struct in6_addr)) == 0)) {
  651. found = 1;
  652. break;
  653. }
  654. }
  655. if (found){
  656. if (addr->users != 0)
  657. tmp->users += addr->users;
  658. else
  659. tmp->users += add? 1:-1;
  660. if (tmp->users == 0) {
  661. list_del(&tmp->entry);
  662. kfree(tmp);
  663. }
  664. return 0;
  665. } else {
  666. if (addr->type == QETH_IP_TYPE_DEL_ALL_MC)
  667. list_add(&addr->entry, card->ip_tbd_list);
  668. else {
  669. if (addr->users == 0)
  670. addr->users += add? 1:-1;
  671. if (add && (addr->type == QETH_IP_TYPE_NORMAL) &&
  672. qeth_is_addr_covered_by_ipato(card, addr)){
  673. QETH_DBF_TEXT(trace, 2, "tkovaddr");
  674. addr->set_flags |= QETH_IPA_SETIP_TAKEOVER_FLAG;
  675. }
  676. list_add_tail(&addr->entry, card->ip_tbd_list);
  677. }
  678. return 1;
  679. }
  680. }
  681. /**
  682. * Remove IP address from list
  683. */
  684. static int
  685. qeth_delete_ip(struct qeth_card *card, struct qeth_ipaddr *addr)
  686. {
  687. unsigned long flags;
  688. int rc = 0;
  689. QETH_DBF_TEXT(trace, 4, "delip");
  690. if (card->options.layer2)
  691. QETH_DBF_HEX(trace, 4, &addr->mac, 6);
  692. else if (addr->proto == QETH_PROT_IPV4)
  693. QETH_DBF_HEX(trace, 4, &addr->u.a4.addr, 4);
  694. else {
  695. QETH_DBF_HEX(trace, 4, &addr->u.a6.addr, 8);
  696. QETH_DBF_HEX(trace, 4, ((char *)&addr->u.a6.addr) + 8, 8);
  697. }
  698. spin_lock_irqsave(&card->ip_lock, flags);
  699. rc = __qeth_insert_ip_todo(card, addr, 0);
  700. spin_unlock_irqrestore(&card->ip_lock, flags);
  701. return rc;
  702. }
  703. static int
  704. qeth_add_ip(struct qeth_card *card, struct qeth_ipaddr *addr)
  705. {
  706. unsigned long flags;
  707. int rc = 0;
  708. QETH_DBF_TEXT(trace, 4, "addip");
  709. if (card->options.layer2)
  710. QETH_DBF_HEX(trace, 4, &addr->mac, 6);
  711. else if (addr->proto == QETH_PROT_IPV4)
  712. QETH_DBF_HEX(trace, 4, &addr->u.a4.addr, 4);
  713. else {
  714. QETH_DBF_HEX(trace, 4, &addr->u.a6.addr, 8);
  715. QETH_DBF_HEX(trace, 4, ((char *)&addr->u.a6.addr) + 8, 8);
  716. }
  717. spin_lock_irqsave(&card->ip_lock, flags);
  718. rc = __qeth_insert_ip_todo(card, addr, 1);
  719. spin_unlock_irqrestore(&card->ip_lock, flags);
  720. return rc;
  721. }
  722. static void
  723. __qeth_delete_all_mc(struct qeth_card *card, unsigned long *flags)
  724. {
  725. struct qeth_ipaddr *addr, *tmp;
  726. int rc;
  727. again:
  728. list_for_each_entry_safe(addr, tmp, &card->ip_list, entry) {
  729. if (addr->is_multicast) {
  730. spin_unlock_irqrestore(&card->ip_lock, *flags);
  731. rc = qeth_deregister_addr_entry(card, addr);
  732. spin_lock_irqsave(&card->ip_lock, *flags);
  733. if (!rc) {
  734. list_del(&addr->entry);
  735. kfree(addr);
  736. goto again;
  737. }
  738. }
  739. }
  740. }
  741. static void
  742. qeth_set_ip_addr_list(struct qeth_card *card)
  743. {
  744. struct list_head *tbd_list;
  745. struct qeth_ipaddr *todo, *addr;
  746. unsigned long flags;
  747. int rc;
  748. QETH_DBF_TEXT(trace, 2, "sdiplist");
  749. QETH_DBF_HEX(trace, 2, &card, sizeof(void *));
  750. spin_lock_irqsave(&card->ip_lock, flags);
  751. tbd_list = card->ip_tbd_list;
  752. card->ip_tbd_list = kmalloc(sizeof(struct list_head), GFP_ATOMIC);
  753. if (!card->ip_tbd_list) {
  754. QETH_DBF_TEXT(trace, 0, "silnomem");
  755. card->ip_tbd_list = tbd_list;
  756. spin_unlock_irqrestore(&card->ip_lock, flags);
  757. return;
  758. } else
  759. INIT_LIST_HEAD(card->ip_tbd_list);
  760. while (!list_empty(tbd_list)){
  761. todo = list_entry(tbd_list->next, struct qeth_ipaddr, entry);
  762. list_del(&todo->entry);
  763. if (todo->type == QETH_IP_TYPE_DEL_ALL_MC){
  764. __qeth_delete_all_mc(card, &flags);
  765. kfree(todo);
  766. continue;
  767. }
  768. rc = __qeth_ref_ip_on_card(card, todo, &addr);
  769. if (rc == 0) {
  770. /* nothing to be done; only adjusted refcount */
  771. kfree(todo);
  772. } else if (rc == 1) {
  773. /* new entry to be added to on-card list */
  774. spin_unlock_irqrestore(&card->ip_lock, flags);
  775. rc = qeth_register_addr_entry(card, todo);
  776. spin_lock_irqsave(&card->ip_lock, flags);
  777. if (!rc)
  778. list_add_tail(&todo->entry, &card->ip_list);
  779. else
  780. kfree(todo);
  781. } else if (rc == -1) {
  782. /* on-card entry to be removed */
  783. list_del_init(&addr->entry);
  784. spin_unlock_irqrestore(&card->ip_lock, flags);
  785. rc = qeth_deregister_addr_entry(card, addr);
  786. spin_lock_irqsave(&card->ip_lock, flags);
  787. if (!rc)
  788. kfree(addr);
  789. else
  790. list_add_tail(&addr->entry, &card->ip_list);
  791. kfree(todo);
  792. }
  793. }
  794. spin_unlock_irqrestore(&card->ip_lock, flags);
  795. kfree(tbd_list);
  796. }
  797. static void qeth_delete_mc_addresses(struct qeth_card *);
  798. static void qeth_add_multicast_ipv4(struct qeth_card *);
  799. static void qeth_layer2_add_multicast(struct qeth_card *);
  800. #ifdef CONFIG_QETH_IPV6
  801. static void qeth_add_multicast_ipv6(struct qeth_card *);
  802. #endif
  803. static int
  804. qeth_set_thread_start_bit(struct qeth_card *card, unsigned long thread)
  805. {
  806. unsigned long flags;
  807. spin_lock_irqsave(&card->thread_mask_lock, flags);
  808. if ( !(card->thread_allowed_mask & thread) ||
  809. (card->thread_start_mask & thread) ) {
  810. spin_unlock_irqrestore(&card->thread_mask_lock, flags);
  811. return -EPERM;
  812. }
  813. card->thread_start_mask |= thread;
  814. spin_unlock_irqrestore(&card->thread_mask_lock, flags);
  815. return 0;
  816. }
  817. static void
  818. qeth_clear_thread_start_bit(struct qeth_card *card, unsigned long thread)
  819. {
  820. unsigned long flags;
  821. spin_lock_irqsave(&card->thread_mask_lock, flags);
  822. card->thread_start_mask &= ~thread;
  823. spin_unlock_irqrestore(&card->thread_mask_lock, flags);
  824. wake_up(&card->wait_q);
  825. }
  826. static void
  827. qeth_clear_thread_running_bit(struct qeth_card *card, unsigned long thread)
  828. {
  829. unsigned long flags;
  830. spin_lock_irqsave(&card->thread_mask_lock, flags);
  831. card->thread_running_mask &= ~thread;
  832. spin_unlock_irqrestore(&card->thread_mask_lock, flags);
  833. wake_up(&card->wait_q);
  834. }
  835. static int
  836. __qeth_do_run_thread(struct qeth_card *card, unsigned long thread)
  837. {
  838. unsigned long flags;
  839. int rc = 0;
  840. spin_lock_irqsave(&card->thread_mask_lock, flags);
  841. if (card->thread_start_mask & thread){
  842. if ((card->thread_allowed_mask & thread) &&
  843. !(card->thread_running_mask & thread)){
  844. rc = 1;
  845. card->thread_start_mask &= ~thread;
  846. card->thread_running_mask |= thread;
  847. } else
  848. rc = -EPERM;
  849. }
  850. spin_unlock_irqrestore(&card->thread_mask_lock, flags);
  851. return rc;
  852. }
  853. static int
  854. qeth_do_run_thread(struct qeth_card *card, unsigned long thread)
  855. {
  856. int rc = 0;
  857. wait_event(card->wait_q,
  858. (rc = __qeth_do_run_thread(card, thread)) >= 0);
  859. return rc;
  860. }
  861. static int
  862. qeth_recover(void *ptr)
  863. {
  864. struct qeth_card *card;
  865. int rc = 0;
  866. card = (struct qeth_card *) ptr;
  867. daemonize("qeth_recover");
  868. QETH_DBF_TEXT(trace,2,"recover1");
  869. QETH_DBF_HEX(trace, 2, &card, sizeof(void *));
  870. if (!qeth_do_run_thread(card, QETH_RECOVER_THREAD))
  871. return 0;
  872. QETH_DBF_TEXT(trace,2,"recover2");
  873. PRINT_WARN("Recovery of device %s started ...\n",
  874. CARD_BUS_ID(card));
  875. card->use_hard_stop = 1;
  876. __qeth_set_offline(card->gdev,1);
  877. rc = __qeth_set_online(card->gdev,1);
  878. /* don't run another scheduled recovery */
  879. qeth_clear_thread_start_bit(card, QETH_RECOVER_THREAD);
  880. qeth_clear_thread_running_bit(card, QETH_RECOVER_THREAD);
  881. if (!rc)
  882. PRINT_INFO("Device %s successfully recovered!\n",
  883. CARD_BUS_ID(card));
  884. else
  885. PRINT_INFO("Device %s could not be recovered!\n",
  886. CARD_BUS_ID(card));
  887. return 0;
  888. }
  889. void
  890. qeth_schedule_recovery(struct qeth_card *card)
  891. {
  892. QETH_DBF_TEXT(trace,2,"startrec");
  893. if (qeth_set_thread_start_bit(card, QETH_RECOVER_THREAD) == 0)
  894. schedule_work(&card->kernel_thread_starter);
  895. }
  896. static int
  897. qeth_do_start_thread(struct qeth_card *card, unsigned long thread)
  898. {
  899. unsigned long flags;
  900. int rc = 0;
  901. spin_lock_irqsave(&card->thread_mask_lock, flags);
  902. QETH_DBF_TEXT_(trace, 4, " %02x%02x%02x",
  903. (u8) card->thread_start_mask,
  904. (u8) card->thread_allowed_mask,
  905. (u8) card->thread_running_mask);
  906. rc = (card->thread_start_mask & thread);
  907. spin_unlock_irqrestore(&card->thread_mask_lock, flags);
  908. return rc;
  909. }
  910. static void
  911. qeth_start_kernel_thread(struct work_struct *work)
  912. {
  913. struct qeth_card *card = container_of(work, struct qeth_card, kernel_thread_starter);
  914. QETH_DBF_TEXT(trace , 2, "strthrd");
  915. if (card->read.state != CH_STATE_UP &&
  916. card->write.state != CH_STATE_UP)
  917. return;
  918. if (qeth_do_start_thread(card, QETH_RECOVER_THREAD))
  919. kernel_thread(qeth_recover, (void *) card, SIGCHLD);
  920. }
  921. static void
  922. qeth_set_intial_options(struct qeth_card *card)
  923. {
  924. card->options.route4.type = NO_ROUTER;
  925. #ifdef CONFIG_QETH_IPV6
  926. card->options.route6.type = NO_ROUTER;
  927. #endif /* QETH_IPV6 */
  928. card->options.checksum_type = QETH_CHECKSUM_DEFAULT;
  929. card->options.broadcast_mode = QETH_TR_BROADCAST_ALLRINGS;
  930. card->options.macaddr_mode = QETH_TR_MACADDR_NONCANONICAL;
  931. card->options.fake_broadcast = 0;
  932. card->options.add_hhlen = DEFAULT_ADD_HHLEN;
  933. card->options.fake_ll = 0;
  934. if (card->info.type == QETH_CARD_TYPE_OSN)
  935. card->options.layer2 = 1;
  936. else
  937. card->options.layer2 = 0;
  938. card->options.performance_stats = 0;
  939. card->options.rx_sg_cb = QETH_RX_SG_CB;
  940. }
  941. /**
  942. * initialize channels ,card and all state machines
  943. */
  944. static int
  945. qeth_setup_card(struct qeth_card *card)
  946. {
  947. QETH_DBF_TEXT(setup, 2, "setupcrd");
  948. QETH_DBF_HEX(setup, 2, &card, sizeof(void *));
  949. card->read.state = CH_STATE_DOWN;
  950. card->write.state = CH_STATE_DOWN;
  951. card->data.state = CH_STATE_DOWN;
  952. card->state = CARD_STATE_DOWN;
  953. card->lan_online = 0;
  954. card->use_hard_stop = 0;
  955. card->dev = NULL;
  956. #ifdef CONFIG_QETH_VLAN
  957. spin_lock_init(&card->vlanlock);
  958. card->vlangrp = NULL;
  959. #endif
  960. spin_lock_init(&card->lock);
  961. spin_lock_init(&card->ip_lock);
  962. spin_lock_init(&card->thread_mask_lock);
  963. card->thread_start_mask = 0;
  964. card->thread_allowed_mask = 0;
  965. card->thread_running_mask = 0;
  966. INIT_WORK(&card->kernel_thread_starter, qeth_start_kernel_thread);
  967. INIT_LIST_HEAD(&card->ip_list);
  968. card->ip_tbd_list = kmalloc(sizeof(struct list_head), GFP_KERNEL);
  969. if (!card->ip_tbd_list) {
  970. QETH_DBF_TEXT(setup, 0, "iptbdnom");
  971. return -ENOMEM;
  972. }
  973. INIT_LIST_HEAD(card->ip_tbd_list);
  974. INIT_LIST_HEAD(&card->cmd_waiter_list);
  975. init_waitqueue_head(&card->wait_q);
  976. /* intial options */
  977. qeth_set_intial_options(card);
  978. /* IP address takeover */
  979. INIT_LIST_HEAD(&card->ipato.entries);
  980. card->ipato.enabled = 0;
  981. card->ipato.invert4 = 0;
  982. card->ipato.invert6 = 0;
  983. /* init QDIO stuff */
  984. qeth_init_qdio_info(card);
  985. return 0;
  986. }
  987. static int
  988. is_1920_device (struct qeth_card *card)
  989. {
  990. int single_queue = 0;
  991. struct ccw_device *ccwdev;
  992. struct channelPath_dsc {
  993. u8 flags;
  994. u8 lsn;
  995. u8 desc;
  996. u8 chpid;
  997. u8 swla;
  998. u8 zeroes;
  999. u8 chla;
  1000. u8 chpp;
  1001. } *chp_dsc;
  1002. QETH_DBF_TEXT(setup, 2, "chk_1920");
  1003. ccwdev = card->data.ccwdev;
  1004. chp_dsc = (struct channelPath_dsc *)ccw_device_get_chp_desc(ccwdev, 0);
  1005. if (chp_dsc != NULL) {
  1006. /* CHPP field bit 6 == 1 -> single queue */
  1007. single_queue = ((chp_dsc->chpp & 0x02) == 0x02);
  1008. kfree(chp_dsc);
  1009. }
  1010. QETH_DBF_TEXT_(setup, 2, "rc:%x", single_queue);
  1011. return single_queue;
  1012. }
  1013. static int
  1014. qeth_determine_card_type(struct qeth_card *card)
  1015. {
  1016. int i = 0;
  1017. QETH_DBF_TEXT(setup, 2, "detcdtyp");
  1018. card->qdio.do_prio_queueing = QETH_PRIOQ_DEFAULT;
  1019. card->qdio.default_out_queue = QETH_DEFAULT_QUEUE;
  1020. while (known_devices[i][4]) {
  1021. if ((CARD_RDEV(card)->id.dev_type == known_devices[i][2]) &&
  1022. (CARD_RDEV(card)->id.dev_model == known_devices[i][3])) {
  1023. card->info.type = known_devices[i][4];
  1024. card->qdio.no_out_queues = known_devices[i][8];
  1025. card->info.is_multicast_different = known_devices[i][9];
  1026. if (is_1920_device(card)) {
  1027. PRINT_INFO("Priority Queueing not able "
  1028. "due to hardware limitations!\n");
  1029. card->qdio.no_out_queues = 1;
  1030. card->qdio.default_out_queue = 0;
  1031. }
  1032. return 0;
  1033. }
  1034. i++;
  1035. }
  1036. card->info.type = QETH_CARD_TYPE_UNKNOWN;
  1037. PRINT_ERR("unknown card type on device %s\n", CARD_BUS_ID(card));
  1038. return -ENOENT;
  1039. }
  1040. static int
  1041. qeth_probe_device(struct ccwgroup_device *gdev)
  1042. {
  1043. struct qeth_card *card;
  1044. struct device *dev;
  1045. unsigned long flags;
  1046. int rc;
  1047. QETH_DBF_TEXT(setup, 2, "probedev");
  1048. dev = &gdev->dev;
  1049. if (!get_device(dev))
  1050. return -ENODEV;
  1051. QETH_DBF_TEXT_(setup, 2, "%s", gdev->dev.bus_id);
  1052. card = qeth_alloc_card();
  1053. if (!card) {
  1054. put_device(dev);
  1055. QETH_DBF_TEXT_(setup, 2, "1err%d", -ENOMEM);
  1056. return -ENOMEM;
  1057. }
  1058. card->read.ccwdev = gdev->cdev[0];
  1059. card->write.ccwdev = gdev->cdev[1];
  1060. card->data.ccwdev = gdev->cdev[2];
  1061. gdev->dev.driver_data = card;
  1062. card->gdev = gdev;
  1063. gdev->cdev[0]->handler = qeth_irq;
  1064. gdev->cdev[1]->handler = qeth_irq;
  1065. gdev->cdev[2]->handler = qeth_irq;
  1066. if ((rc = qeth_determine_card_type(card))){
  1067. PRINT_WARN("%s: not a valid card type\n", __func__);
  1068. QETH_DBF_TEXT_(setup, 2, "3err%d", rc);
  1069. put_device(dev);
  1070. qeth_free_card(card);
  1071. return rc;
  1072. }
  1073. if ((rc = qeth_setup_card(card))){
  1074. QETH_DBF_TEXT_(setup, 2, "2err%d", rc);
  1075. put_device(dev);
  1076. qeth_free_card(card);
  1077. return rc;
  1078. }
  1079. rc = qeth_create_device_attributes(dev);
  1080. if (rc) {
  1081. put_device(dev);
  1082. qeth_free_card(card);
  1083. return rc;
  1084. }
  1085. /* insert into our internal list */
  1086. write_lock_irqsave(&qeth_card_list.rwlock, flags);
  1087. list_add_tail(&card->list, &qeth_card_list.list);
  1088. write_unlock_irqrestore(&qeth_card_list.rwlock, flags);
  1089. return rc;
  1090. }
  1091. static int qeth_read_conf_data(struct qeth_card *card, void **buffer,
  1092. int *length)
  1093. {
  1094. struct ciw *ciw;
  1095. char *rcd_buf;
  1096. int ret;
  1097. struct qeth_channel *channel = &card->data;
  1098. unsigned long flags;
  1099. /*
  1100. * scan for RCD command in extended SenseID data
  1101. */
  1102. ciw = ccw_device_get_ciw(channel->ccwdev, CIW_TYPE_RCD);
  1103. if (!ciw || ciw->cmd == 0)
  1104. return -EOPNOTSUPP;
  1105. rcd_buf = kzalloc(ciw->count, GFP_KERNEL | GFP_DMA);
  1106. if (!rcd_buf)
  1107. return -ENOMEM;
  1108. channel->ccw.cmd_code = ciw->cmd;
  1109. channel->ccw.cda = (__u32) __pa (rcd_buf);
  1110. channel->ccw.count = ciw->count;
  1111. channel->ccw.flags = CCW_FLAG_SLI;
  1112. channel->state = CH_STATE_RCD;
  1113. spin_lock_irqsave(get_ccwdev_lock(channel->ccwdev), flags);
  1114. ret = ccw_device_start_timeout(channel->ccwdev, &channel->ccw,
  1115. QETH_RCD_PARM, LPM_ANYPATH, 0,
  1116. QETH_RCD_TIMEOUT);
  1117. spin_unlock_irqrestore(get_ccwdev_lock(channel->ccwdev), flags);
  1118. if (!ret)
  1119. wait_event(card->wait_q,
  1120. (channel->state == CH_STATE_RCD_DONE ||
  1121. channel->state == CH_STATE_DOWN));
  1122. if (channel->state == CH_STATE_DOWN)
  1123. ret = -EIO;
  1124. else
  1125. channel->state = CH_STATE_DOWN;
  1126. if (ret) {
  1127. kfree(rcd_buf);
  1128. *buffer = NULL;
  1129. *length = 0;
  1130. } else {
  1131. *length = ciw->count;
  1132. *buffer = rcd_buf;
  1133. }
  1134. return ret;
  1135. }
  1136. static int
  1137. qeth_get_unitaddr(struct qeth_card *card)
  1138. {
  1139. int length;
  1140. char *prcd;
  1141. int rc;
  1142. QETH_DBF_TEXT(setup, 2, "getunit");
  1143. rc = qeth_read_conf_data(card, (void **) &prcd, &length);
  1144. if (rc) {
  1145. PRINT_ERR("qeth_read_conf_data for device %s returned %i\n",
  1146. CARD_DDEV_ID(card), rc);
  1147. return rc;
  1148. }
  1149. card->info.chpid = prcd[30];
  1150. card->info.unit_addr2 = prcd[31];
  1151. card->info.cula = prcd[63];
  1152. card->info.guestlan = ((prcd[0x10] == _ascebc['V']) &&
  1153. (prcd[0x11] == _ascebc['M']));
  1154. kfree(prcd);
  1155. return 0;
  1156. }
  1157. static void
  1158. qeth_init_tokens(struct qeth_card *card)
  1159. {
  1160. card->token.issuer_rm_w = 0x00010103UL;
  1161. card->token.cm_filter_w = 0x00010108UL;
  1162. card->token.cm_connection_w = 0x0001010aUL;
  1163. card->token.ulp_filter_w = 0x0001010bUL;
  1164. card->token.ulp_connection_w = 0x0001010dUL;
  1165. }
  1166. static inline __u16
  1167. raw_devno_from_bus_id(char *id)
  1168. {
  1169. id += (strlen(id) - 4);
  1170. return (__u16) simple_strtoul(id, &id, 16);
  1171. }
  1172. /**
  1173. * setup channel
  1174. */
  1175. static void
  1176. qeth_setup_ccw(struct qeth_channel *channel,unsigned char *iob, __u32 len)
  1177. {
  1178. struct qeth_card *card;
  1179. QETH_DBF_TEXT(trace, 4, "setupccw");
  1180. card = CARD_FROM_CDEV(channel->ccwdev);
  1181. if (channel == &card->read)
  1182. memcpy(&channel->ccw, READ_CCW, sizeof(struct ccw1));
  1183. else
  1184. memcpy(&channel->ccw, WRITE_CCW, sizeof(struct ccw1));
  1185. channel->ccw.count = len;
  1186. channel->ccw.cda = (__u32) __pa(iob);
  1187. }
  1188. /**
  1189. * get free buffer for ccws (IDX activation, lancmds,ipassists...)
  1190. */
  1191. static struct qeth_cmd_buffer *
  1192. __qeth_get_buffer(struct qeth_channel *channel)
  1193. {
  1194. __u8 index;
  1195. QETH_DBF_TEXT(trace, 6, "getbuff");
  1196. index = channel->io_buf_no;
  1197. do {
  1198. if (channel->iob[index].state == BUF_STATE_FREE) {
  1199. channel->iob[index].state = BUF_STATE_LOCKED;
  1200. channel->io_buf_no = (channel->io_buf_no + 1) %
  1201. QETH_CMD_BUFFER_NO;
  1202. memset(channel->iob[index].data, 0, QETH_BUFSIZE);
  1203. return channel->iob + index;
  1204. }
  1205. index = (index + 1) % QETH_CMD_BUFFER_NO;
  1206. } while(index != channel->io_buf_no);
  1207. return NULL;
  1208. }
  1209. /**
  1210. * release command buffer
  1211. */
  1212. static void
  1213. qeth_release_buffer(struct qeth_channel *channel, struct qeth_cmd_buffer *iob)
  1214. {
  1215. unsigned long flags;
  1216. QETH_DBF_TEXT(trace, 6, "relbuff");
  1217. spin_lock_irqsave(&channel->iob_lock, flags);
  1218. memset(iob->data, 0, QETH_BUFSIZE);
  1219. iob->state = BUF_STATE_FREE;
  1220. iob->callback = qeth_send_control_data_cb;
  1221. iob->rc = 0;
  1222. spin_unlock_irqrestore(&channel->iob_lock, flags);
  1223. }
  1224. static struct qeth_cmd_buffer *
  1225. qeth_get_buffer(struct qeth_channel *channel)
  1226. {
  1227. struct qeth_cmd_buffer *buffer = NULL;
  1228. unsigned long flags;
  1229. spin_lock_irqsave(&channel->iob_lock, flags);
  1230. buffer = __qeth_get_buffer(channel);
  1231. spin_unlock_irqrestore(&channel->iob_lock, flags);
  1232. return buffer;
  1233. }
  1234. static struct qeth_cmd_buffer *
  1235. qeth_wait_for_buffer(struct qeth_channel *channel)
  1236. {
  1237. struct qeth_cmd_buffer *buffer;
  1238. wait_event(channel->wait_q,
  1239. ((buffer = qeth_get_buffer(channel)) != NULL));
  1240. return buffer;
  1241. }
  1242. static void
  1243. qeth_clear_cmd_buffers(struct qeth_channel *channel)
  1244. {
  1245. int cnt;
  1246. for (cnt=0; cnt < QETH_CMD_BUFFER_NO; cnt++)
  1247. qeth_release_buffer(channel,&channel->iob[cnt]);
  1248. channel->buf_no = 0;
  1249. channel->io_buf_no = 0;
  1250. }
  1251. /**
  1252. * start IDX for read and write channel
  1253. */
  1254. static int
  1255. qeth_idx_activate_get_answer(struct qeth_channel *channel,
  1256. void (*idx_reply_cb)(struct qeth_channel *,
  1257. struct qeth_cmd_buffer *))
  1258. {
  1259. struct qeth_cmd_buffer *iob;
  1260. unsigned long flags;
  1261. int rc;
  1262. struct qeth_card *card;
  1263. QETH_DBF_TEXT(setup, 2, "idxanswr");
  1264. card = CARD_FROM_CDEV(channel->ccwdev);
  1265. iob = qeth_get_buffer(channel);
  1266. iob->callback = idx_reply_cb;
  1267. memcpy(&channel->ccw, READ_CCW, sizeof(struct ccw1));
  1268. channel->ccw.count = QETH_BUFSIZE;
  1269. channel->ccw.cda = (__u32) __pa(iob->data);
  1270. wait_event(card->wait_q,
  1271. atomic_cmpxchg(&channel->irq_pending, 0, 1) == 0);
  1272. QETH_DBF_TEXT(setup, 6, "noirqpnd");
  1273. spin_lock_irqsave(get_ccwdev_lock(channel->ccwdev), flags);
  1274. rc = ccw_device_start(channel->ccwdev,
  1275. &channel->ccw,(addr_t) iob, 0, 0);
  1276. spin_unlock_irqrestore(get_ccwdev_lock(channel->ccwdev), flags);
  1277. if (rc) {
  1278. PRINT_ERR("qeth: Error2 in activating channel rc=%d\n",rc);
  1279. QETH_DBF_TEXT_(setup, 2, "2err%d", rc);
  1280. atomic_set(&channel->irq_pending, 0);
  1281. wake_up(&card->wait_q);
  1282. return rc;
  1283. }
  1284. rc = wait_event_interruptible_timeout(card->wait_q,
  1285. channel->state == CH_STATE_UP, QETH_TIMEOUT);
  1286. if (rc == -ERESTARTSYS)
  1287. return rc;
  1288. if (channel->state != CH_STATE_UP){
  1289. rc = -ETIME;
  1290. QETH_DBF_TEXT_(setup, 2, "3err%d", rc);
  1291. qeth_clear_cmd_buffers(channel);
  1292. } else
  1293. rc = 0;
  1294. return rc;
  1295. }
  1296. static int
  1297. qeth_idx_activate_channel(struct qeth_channel *channel,
  1298. void (*idx_reply_cb)(struct qeth_channel *,
  1299. struct qeth_cmd_buffer *))
  1300. {
  1301. struct qeth_card *card;
  1302. struct qeth_cmd_buffer *iob;
  1303. unsigned long flags;
  1304. __u16 temp;
  1305. int rc;
  1306. card = CARD_FROM_CDEV(channel->ccwdev);
  1307. QETH_DBF_TEXT(setup, 2, "idxactch");
  1308. iob = qeth_get_buffer(channel);
  1309. iob->callback = idx_reply_cb;
  1310. memcpy(&channel->ccw, WRITE_CCW, sizeof(struct ccw1));
  1311. channel->ccw.count = IDX_ACTIVATE_SIZE;
  1312. channel->ccw.cda = (__u32) __pa(iob->data);
  1313. if (channel == &card->write) {
  1314. memcpy(iob->data, IDX_ACTIVATE_WRITE, IDX_ACTIVATE_SIZE);
  1315. memcpy(QETH_TRANSPORT_HEADER_SEQ_NO(iob->data),
  1316. &card->seqno.trans_hdr, QETH_SEQ_NO_LENGTH);
  1317. card->seqno.trans_hdr++;
  1318. } else {
  1319. memcpy(iob->data, IDX_ACTIVATE_READ, IDX_ACTIVATE_SIZE);
  1320. memcpy(QETH_TRANSPORT_HEADER_SEQ_NO(iob->data),
  1321. &card->seqno.trans_hdr, QETH_SEQ_NO_LENGTH);
  1322. }
  1323. memcpy(QETH_IDX_ACT_ISSUER_RM_TOKEN(iob->data),
  1324. &card->token.issuer_rm_w,QETH_MPC_TOKEN_LENGTH);
  1325. memcpy(QETH_IDX_ACT_FUNC_LEVEL(iob->data),
  1326. &card->info.func_level,sizeof(__u16));
  1327. temp = raw_devno_from_bus_id(CARD_DDEV_ID(card));
  1328. memcpy(QETH_IDX_ACT_QDIO_DEV_CUA(iob->data), &temp, 2);
  1329. temp = (card->info.cula << 8) + card->info.unit_addr2;
  1330. memcpy(QETH_IDX_ACT_QDIO_DEV_REALADDR(iob->data), &temp, 2);
  1331. wait_event(card->wait_q,
  1332. atomic_cmpxchg(&channel->irq_pending, 0, 1) == 0);
  1333. QETH_DBF_TEXT(setup, 6, "noirqpnd");
  1334. spin_lock_irqsave(get_ccwdev_lock(channel->ccwdev), flags);
  1335. rc = ccw_device_start(channel->ccwdev,
  1336. &channel->ccw,(addr_t) iob, 0, 0);
  1337. spin_unlock_irqrestore(get_ccwdev_lock(channel->ccwdev), flags);
  1338. if (rc) {
  1339. PRINT_ERR("qeth: Error1 in activating channel. rc=%d\n",rc);
  1340. QETH_DBF_TEXT_(setup, 2, "1err%d", rc);
  1341. atomic_set(&channel->irq_pending, 0);
  1342. wake_up(&card->wait_q);
  1343. return rc;
  1344. }
  1345. rc = wait_event_interruptible_timeout(card->wait_q,
  1346. channel->state == CH_STATE_ACTIVATING, QETH_TIMEOUT);
  1347. if (rc == -ERESTARTSYS)
  1348. return rc;
  1349. if (channel->state != CH_STATE_ACTIVATING) {
  1350. PRINT_WARN("qeth: IDX activate timed out!\n");
  1351. QETH_DBF_TEXT_(setup, 2, "2err%d", -ETIME);
  1352. qeth_clear_cmd_buffers(channel);
  1353. return -ETIME;
  1354. }
  1355. return qeth_idx_activate_get_answer(channel,idx_reply_cb);
  1356. }
  1357. static int
  1358. qeth_peer_func_level(int level)
  1359. {
  1360. if ((level & 0xff) == 8)
  1361. return (level & 0xff) + 0x400;
  1362. if (((level >> 8) & 3) == 1)
  1363. return (level & 0xff) + 0x200;
  1364. return level;
  1365. }
  1366. static void
  1367. qeth_idx_write_cb(struct qeth_channel *channel, struct qeth_cmd_buffer *iob)
  1368. {
  1369. struct qeth_card *card;
  1370. __u16 temp;
  1371. QETH_DBF_TEXT(setup ,2, "idxwrcb");
  1372. if (channel->state == CH_STATE_DOWN) {
  1373. channel->state = CH_STATE_ACTIVATING;
  1374. goto out;
  1375. }
  1376. card = CARD_FROM_CDEV(channel->ccwdev);
  1377. if (!(QETH_IS_IDX_ACT_POS_REPLY(iob->data))) {
  1378. PRINT_ERR("IDX_ACTIVATE on write channel device %s: negative "
  1379. "reply\n", CARD_WDEV_ID(card));
  1380. goto out;
  1381. }
  1382. memcpy(&temp, QETH_IDX_ACT_FUNC_LEVEL(iob->data), 2);
  1383. if ((temp & ~0x0100) != qeth_peer_func_level(card->info.func_level)) {
  1384. PRINT_WARN("IDX_ACTIVATE on write channel device %s: "
  1385. "function level mismatch "
  1386. "(sent: 0x%x, received: 0x%x)\n",
  1387. CARD_WDEV_ID(card), card->info.func_level, temp);
  1388. goto out;
  1389. }
  1390. channel->state = CH_STATE_UP;
  1391. out:
  1392. qeth_release_buffer(channel, iob);
  1393. }
  1394. static int
  1395. qeth_check_idx_response(unsigned char *buffer)
  1396. {
  1397. if (!buffer)
  1398. return 0;
  1399. QETH_DBF_HEX(control, 2, buffer, QETH_DBF_CONTROL_LEN);
  1400. if ((buffer[2] & 0xc0) == 0xc0) {
  1401. PRINT_WARN("received an IDX TERMINATE "
  1402. "with cause code 0x%02x%s\n",
  1403. buffer[4],
  1404. ((buffer[4] == 0x22) ?
  1405. " -- try another portname" : ""));
  1406. QETH_DBF_TEXT(trace, 2, "ckidxres");
  1407. QETH_DBF_TEXT(trace, 2, " idxterm");
  1408. QETH_DBF_TEXT_(trace, 2, " rc%d", -EIO);
  1409. return -EIO;
  1410. }
  1411. return 0;
  1412. }
  1413. static void
  1414. qeth_idx_read_cb(struct qeth_channel *channel, struct qeth_cmd_buffer *iob)
  1415. {
  1416. struct qeth_card *card;
  1417. __u16 temp;
  1418. QETH_DBF_TEXT(setup , 2, "idxrdcb");
  1419. if (channel->state == CH_STATE_DOWN) {
  1420. channel->state = CH_STATE_ACTIVATING;
  1421. goto out;
  1422. }
  1423. card = CARD_FROM_CDEV(channel->ccwdev);
  1424. if (qeth_check_idx_response(iob->data)) {
  1425. goto out;
  1426. }
  1427. if (!(QETH_IS_IDX_ACT_POS_REPLY(iob->data))) {
  1428. PRINT_ERR("IDX_ACTIVATE on read channel device %s: negative "
  1429. "reply\n", CARD_RDEV_ID(card));
  1430. goto out;
  1431. }
  1432. /**
  1433. * temporary fix for microcode bug
  1434. * to revert it,replace OR by AND
  1435. */
  1436. if ( (!QETH_IDX_NO_PORTNAME_REQUIRED(iob->data)) ||
  1437. (card->info.type == QETH_CARD_TYPE_OSAE) )
  1438. card->info.portname_required = 1;
  1439. memcpy(&temp, QETH_IDX_ACT_FUNC_LEVEL(iob->data), 2);
  1440. if (temp != qeth_peer_func_level(card->info.func_level)) {
  1441. PRINT_WARN("IDX_ACTIVATE on read channel device %s: function "
  1442. "level mismatch (sent: 0x%x, received: 0x%x)\n",
  1443. CARD_RDEV_ID(card), card->info.func_level, temp);
  1444. goto out;
  1445. }
  1446. memcpy(&card->token.issuer_rm_r,
  1447. QETH_IDX_ACT_ISSUER_RM_TOKEN(iob->data),
  1448. QETH_MPC_TOKEN_LENGTH);
  1449. memcpy(&card->info.mcl_level[0],
  1450. QETH_IDX_REPLY_LEVEL(iob->data), QETH_MCL_LENGTH);
  1451. channel->state = CH_STATE_UP;
  1452. out:
  1453. qeth_release_buffer(channel,iob);
  1454. }
  1455. static int
  1456. qeth_issue_next_read(struct qeth_card *card)
  1457. {
  1458. int rc;
  1459. struct qeth_cmd_buffer *iob;
  1460. QETH_DBF_TEXT(trace,5,"issnxrd");
  1461. if (card->read.state != CH_STATE_UP)
  1462. return -EIO;
  1463. iob = qeth_get_buffer(&card->read);
  1464. if (!iob) {
  1465. PRINT_WARN("issue_next_read failed: no iob available!\n");
  1466. return -ENOMEM;
  1467. }
  1468. qeth_setup_ccw(&card->read, iob->data, QETH_BUFSIZE);
  1469. QETH_DBF_TEXT(trace, 6, "noirqpnd");
  1470. rc = ccw_device_start(card->read.ccwdev, &card->read.ccw,
  1471. (addr_t) iob, 0, 0);
  1472. if (rc) {
  1473. PRINT_ERR("Error in starting next read ccw! rc=%i\n", rc);
  1474. atomic_set(&card->read.irq_pending, 0);
  1475. qeth_schedule_recovery(card);
  1476. wake_up(&card->wait_q);
  1477. }
  1478. return rc;
  1479. }
  1480. static struct qeth_reply *
  1481. qeth_alloc_reply(struct qeth_card *card)
  1482. {
  1483. struct qeth_reply *reply;
  1484. reply = kzalloc(sizeof(struct qeth_reply), GFP_ATOMIC);
  1485. if (reply){
  1486. atomic_set(&reply->refcnt, 1);
  1487. atomic_set(&reply->received, 0);
  1488. reply->card = card;
  1489. };
  1490. return reply;
  1491. }
  1492. static void
  1493. qeth_get_reply(struct qeth_reply *reply)
  1494. {
  1495. WARN_ON(atomic_read(&reply->refcnt) <= 0);
  1496. atomic_inc(&reply->refcnt);
  1497. }
  1498. static void
  1499. qeth_put_reply(struct qeth_reply *reply)
  1500. {
  1501. WARN_ON(atomic_read(&reply->refcnt) <= 0);
  1502. if (atomic_dec_and_test(&reply->refcnt))
  1503. kfree(reply);
  1504. }
  1505. static void
  1506. qeth_issue_ipa_msg(struct qeth_ipa_cmd *cmd, struct qeth_card *card)
  1507. {
  1508. int rc;
  1509. int com;
  1510. char * ipa_name;
  1511. com = cmd->hdr.command;
  1512. rc = cmd->hdr.return_code;
  1513. ipa_name = qeth_get_ipa_cmd_name(com);
  1514. PRINT_ERR("%s(x%X) for %s returned x%X \"%s\"\n", ipa_name, com,
  1515. QETH_CARD_IFNAME(card), rc, qeth_get_ipa_msg(rc));
  1516. }
  1517. static struct qeth_ipa_cmd *
  1518. qeth_check_ipa_data(struct qeth_card *card, struct qeth_cmd_buffer *iob)
  1519. {
  1520. struct qeth_ipa_cmd *cmd = NULL;
  1521. QETH_DBF_TEXT(trace,5,"chkipad");
  1522. if (IS_IPA(iob->data)){
  1523. cmd = (struct qeth_ipa_cmd *) PDU_ENCAPSULATION(iob->data);
  1524. if (IS_IPA_REPLY(cmd)) {
  1525. if (cmd->hdr.return_code)
  1526. qeth_issue_ipa_msg(cmd, card);
  1527. return cmd;
  1528. }
  1529. else {
  1530. switch (cmd->hdr.command) {
  1531. case IPA_CMD_STOPLAN:
  1532. PRINT_WARN("Link failure on %s (CHPID 0x%X) - "
  1533. "there is a network problem or "
  1534. "someone pulled the cable or "
  1535. "disabled the port.\n",
  1536. QETH_CARD_IFNAME(card),
  1537. card->info.chpid);
  1538. card->lan_online = 0;
  1539. if (card->dev && netif_carrier_ok(card->dev))
  1540. netif_carrier_off(card->dev);
  1541. return NULL;
  1542. case IPA_CMD_STARTLAN:
  1543. PRINT_INFO("Link reestablished on %s "
  1544. "(CHPID 0x%X). Scheduling "
  1545. "IP address reset.\n",
  1546. QETH_CARD_IFNAME(card),
  1547. card->info.chpid);
  1548. netif_carrier_on(card->dev);
  1549. qeth_schedule_recovery(card);
  1550. return NULL;
  1551. case IPA_CMD_MODCCID:
  1552. return cmd;
  1553. case IPA_CMD_REGISTER_LOCAL_ADDR:
  1554. QETH_DBF_TEXT(trace,3, "irla");
  1555. break;
  1556. case IPA_CMD_UNREGISTER_LOCAL_ADDR:
  1557. QETH_DBF_TEXT(trace,3, "urla");
  1558. break;
  1559. default:
  1560. PRINT_WARN("Received data is IPA "
  1561. "but not a reply!\n");
  1562. break;
  1563. }
  1564. }
  1565. }
  1566. return cmd;
  1567. }
  1568. /**
  1569. * wake all waiting ipa commands
  1570. */
  1571. static void
  1572. qeth_clear_ipacmd_list(struct qeth_card *card)
  1573. {
  1574. struct qeth_reply *reply, *r;
  1575. unsigned long flags;
  1576. QETH_DBF_TEXT(trace, 4, "clipalst");
  1577. spin_lock_irqsave(&card->lock, flags);
  1578. list_for_each_entry_safe(reply, r, &card->cmd_waiter_list, list) {
  1579. qeth_get_reply(reply);
  1580. reply->rc = -EIO;
  1581. atomic_inc(&reply->received);
  1582. list_del_init(&reply->list);
  1583. wake_up(&reply->wait_q);
  1584. qeth_put_reply(reply);
  1585. }
  1586. spin_unlock_irqrestore(&card->lock, flags);
  1587. }
  1588. static void
  1589. qeth_send_control_data_cb(struct qeth_channel *channel,
  1590. struct qeth_cmd_buffer *iob)
  1591. {
  1592. struct qeth_card *card;
  1593. struct qeth_reply *reply, *r;
  1594. struct qeth_ipa_cmd *cmd;
  1595. unsigned long flags;
  1596. int keep_reply;
  1597. QETH_DBF_TEXT(trace,4,"sndctlcb");
  1598. card = CARD_FROM_CDEV(channel->ccwdev);
  1599. if (qeth_check_idx_response(iob->data)) {
  1600. qeth_clear_ipacmd_list(card);
  1601. qeth_schedule_recovery(card);
  1602. goto out;
  1603. }
  1604. cmd = qeth_check_ipa_data(card, iob);
  1605. if ((cmd == NULL) && (card->state != CARD_STATE_DOWN))
  1606. goto out;
  1607. /*in case of OSN : check if cmd is set */
  1608. if (card->info.type == QETH_CARD_TYPE_OSN &&
  1609. cmd &&
  1610. cmd->hdr.command != IPA_CMD_STARTLAN &&
  1611. card->osn_info.assist_cb != NULL) {
  1612. card->osn_info.assist_cb(card->dev, cmd);
  1613. goto out;
  1614. }
  1615. spin_lock_irqsave(&card->lock, flags);
  1616. list_for_each_entry_safe(reply, r, &card->cmd_waiter_list, list) {
  1617. if ((reply->seqno == QETH_IDX_COMMAND_SEQNO) ||
  1618. ((cmd) && (reply->seqno == cmd->hdr.seqno))) {
  1619. qeth_get_reply(reply);
  1620. list_del_init(&reply->list);
  1621. spin_unlock_irqrestore(&card->lock, flags);
  1622. keep_reply = 0;
  1623. if (reply->callback != NULL) {
  1624. if (cmd) {
  1625. reply->offset = (__u16)((char*)cmd -
  1626. (char *)iob->data);
  1627. keep_reply = reply->callback(card,
  1628. reply,
  1629. (unsigned long)cmd);
  1630. } else
  1631. keep_reply = reply->callback(card,
  1632. reply,
  1633. (unsigned long)iob);
  1634. }
  1635. if (cmd)
  1636. reply->rc = (u16) cmd->hdr.return_code;
  1637. else if (iob->rc)
  1638. reply->rc = iob->rc;
  1639. if (keep_reply) {
  1640. spin_lock_irqsave(&card->lock, flags);
  1641. list_add_tail(&reply->list,
  1642. &card->cmd_waiter_list);
  1643. spin_unlock_irqrestore(&card->lock, flags);
  1644. } else {
  1645. atomic_inc(&reply->received);
  1646. wake_up(&reply->wait_q);
  1647. }
  1648. qeth_put_reply(reply);
  1649. goto out;
  1650. }
  1651. }
  1652. spin_unlock_irqrestore(&card->lock, flags);
  1653. out:
  1654. memcpy(&card->seqno.pdu_hdr_ack,
  1655. QETH_PDU_HEADER_SEQ_NO(iob->data),
  1656. QETH_SEQ_NO_LENGTH);
  1657. qeth_release_buffer(channel,iob);
  1658. }
  1659. static void
  1660. qeth_prepare_control_data(struct qeth_card *card, int len,
  1661. struct qeth_cmd_buffer *iob)
  1662. {
  1663. qeth_setup_ccw(&card->write,iob->data,len);
  1664. iob->callback = qeth_release_buffer;
  1665. memcpy(QETH_TRANSPORT_HEADER_SEQ_NO(iob->data),
  1666. &card->seqno.trans_hdr, QETH_SEQ_NO_LENGTH);
  1667. card->seqno.trans_hdr++;
  1668. memcpy(QETH_PDU_HEADER_SEQ_NO(iob->data),
  1669. &card->seqno.pdu_hdr, QETH_SEQ_NO_LENGTH);
  1670. card->seqno.pdu_hdr++;
  1671. memcpy(QETH_PDU_HEADER_ACK_SEQ_NO(iob->data),
  1672. &card->seqno.pdu_hdr_ack, QETH_SEQ_NO_LENGTH);
  1673. QETH_DBF_HEX(control, 2, iob->data, QETH_DBF_CONTROL_LEN);
  1674. }
  1675. static int
  1676. qeth_send_control_data(struct qeth_card *card, int len,
  1677. struct qeth_cmd_buffer *iob,
  1678. int (*reply_cb)
  1679. (struct qeth_card *, struct qeth_reply*, unsigned long),
  1680. void *reply_param)
  1681. {
  1682. int rc;
  1683. unsigned long flags;
  1684. struct qeth_reply *reply = NULL;
  1685. unsigned long timeout;
  1686. QETH_DBF_TEXT(trace, 2, "sendctl");
  1687. reply = qeth_alloc_reply(card);
  1688. if (!reply) {
  1689. PRINT_WARN("Could no alloc qeth_reply!\n");
  1690. return -ENOMEM;
  1691. }
  1692. reply->callback = reply_cb;
  1693. reply->param = reply_param;
  1694. if (card->state == CARD_STATE_DOWN)
  1695. reply->seqno = QETH_IDX_COMMAND_SEQNO;
  1696. else
  1697. reply->seqno = card->seqno.ipa++;
  1698. init_waitqueue_head(&reply->wait_q);
  1699. spin_lock_irqsave(&card->lock, flags);
  1700. list_add_tail(&reply->list, &card->cmd_waiter_list);
  1701. spin_unlock_irqrestore(&card->lock, flags);
  1702. QETH_DBF_HEX(control, 2, iob->data, QETH_DBF_CONTROL_LEN);
  1703. while (atomic_cmpxchg(&card->write.irq_pending, 0, 1)) ;
  1704. qeth_prepare_control_data(card, len, iob);
  1705. if (IS_IPA(iob->data))
  1706. timeout = jiffies + QETH_IPA_TIMEOUT;
  1707. else
  1708. timeout = jiffies + QETH_TIMEOUT;
  1709. QETH_DBF_TEXT(trace, 6, "noirqpnd");
  1710. spin_lock_irqsave(get_ccwdev_lock(card->write.ccwdev), flags);
  1711. rc = ccw_device_start(card->write.ccwdev, &card->write.ccw,
  1712. (addr_t) iob, 0, 0);
  1713. spin_unlock_irqrestore(get_ccwdev_lock(card->write.ccwdev), flags);
  1714. if (rc){
  1715. PRINT_WARN("qeth_send_control_data: "
  1716. "ccw_device_start rc = %i\n", rc);
  1717. QETH_DBF_TEXT_(trace, 2, " err%d", rc);
  1718. spin_lock_irqsave(&card->lock, flags);
  1719. list_del_init(&reply->list);
  1720. qeth_put_reply(reply);
  1721. spin_unlock_irqrestore(&card->lock, flags);
  1722. qeth_release_buffer(iob->channel, iob);
  1723. atomic_set(&card->write.irq_pending, 0);
  1724. wake_up(&card->wait_q);
  1725. return rc;
  1726. }
  1727. while (!atomic_read(&reply->received)) {
  1728. if (time_after(jiffies, timeout)) {
  1729. spin_lock_irqsave(&reply->card->lock, flags);
  1730. list_del_init(&reply->list);
  1731. spin_unlock_irqrestore(&reply->card->lock, flags);
  1732. reply->rc = -ETIME;
  1733. atomic_inc(&reply->received);
  1734. wake_up(&reply->wait_q);
  1735. }
  1736. cpu_relax();
  1737. };
  1738. rc = reply->rc;
  1739. qeth_put_reply(reply);
  1740. return rc;
  1741. }
  1742. static int
  1743. qeth_osn_send_control_data(struct qeth_card *card, int len,
  1744. struct qeth_cmd_buffer *iob)
  1745. {
  1746. unsigned long flags;
  1747. int rc = 0;
  1748. QETH_DBF_TEXT(trace, 5, "osndctrd");
  1749. wait_event(card->wait_q,
  1750. atomic_cmpxchg(&card->write.irq_pending, 0, 1) == 0);
  1751. qeth_prepare_control_data(card, len, iob);
  1752. QETH_DBF_TEXT(trace, 6, "osnoirqp");
  1753. spin_lock_irqsave(get_ccwdev_lock(card->write.ccwdev), flags);
  1754. rc = ccw_device_start(card->write.ccwdev, &card->write.ccw,
  1755. (addr_t) iob, 0, 0);
  1756. spin_unlock_irqrestore(get_ccwdev_lock(card->write.ccwdev), flags);
  1757. if (rc){
  1758. PRINT_WARN("qeth_osn_send_control_data: "
  1759. "ccw_device_start rc = %i\n", rc);
  1760. QETH_DBF_TEXT_(trace, 2, " err%d", rc);
  1761. qeth_release_buffer(iob->channel, iob);
  1762. atomic_set(&card->write.irq_pending, 0);
  1763. wake_up(&card->wait_q);
  1764. }
  1765. return rc;
  1766. }
  1767. static inline void
  1768. qeth_prepare_ipa_cmd(struct qeth_card *card, struct qeth_cmd_buffer *iob,
  1769. char prot_type)
  1770. {
  1771. memcpy(iob->data, IPA_PDU_HEADER, IPA_PDU_HEADER_SIZE);
  1772. memcpy(QETH_IPA_CMD_PROT_TYPE(iob->data),&prot_type,1);
  1773. memcpy(QETH_IPA_CMD_DEST_ADDR(iob->data),
  1774. &card->token.ulp_connection_r, QETH_MPC_TOKEN_LENGTH);
  1775. }
  1776. static int
  1777. qeth_osn_send_ipa_cmd(struct qeth_card *card, struct qeth_cmd_buffer *iob,
  1778. int data_len)
  1779. {
  1780. u16 s1, s2;
  1781. QETH_DBF_TEXT(trace,4,"osndipa");
  1782. qeth_prepare_ipa_cmd(card, iob, QETH_PROT_OSN2);
  1783. s1 = (u16)(IPA_PDU_HEADER_SIZE + data_len);
  1784. s2 = (u16)data_len;
  1785. memcpy(QETH_IPA_PDU_LEN_TOTAL(iob->data), &s1, 2);
  1786. memcpy(QETH_IPA_PDU_LEN_PDU1(iob->data), &s2, 2);
  1787. memcpy(QETH_IPA_PDU_LEN_PDU2(iob->data), &s2, 2);
  1788. memcpy(QETH_IPA_PDU_LEN_PDU3(iob->data), &s2, 2);
  1789. return qeth_osn_send_control_data(card, s1, iob);
  1790. }
  1791. static int
  1792. qeth_send_ipa_cmd(struct qeth_card *card, struct qeth_cmd_buffer *iob,
  1793. int (*reply_cb)
  1794. (struct qeth_card *,struct qeth_reply*, unsigned long),
  1795. void *reply_param)
  1796. {
  1797. int rc;
  1798. char prot_type;
  1799. QETH_DBF_TEXT(trace,4,"sendipa");
  1800. if (card->options.layer2)
  1801. if (card->info.type == QETH_CARD_TYPE_OSN)
  1802. prot_type = QETH_PROT_OSN2;
  1803. else
  1804. prot_type = QETH_PROT_LAYER2;
  1805. else
  1806. prot_type = QETH_PROT_TCPIP;
  1807. qeth_prepare_ipa_cmd(card,iob,prot_type);
  1808. rc = qeth_send_control_data(card, IPA_CMD_LENGTH, iob,
  1809. reply_cb, reply_param);
  1810. return rc;
  1811. }
  1812. static int
  1813. qeth_cm_enable_cb(struct qeth_card *card, struct qeth_reply *reply,
  1814. unsigned long data)
  1815. {
  1816. struct qeth_cmd_buffer *iob;
  1817. QETH_DBF_TEXT(setup, 2, "cmenblcb");
  1818. iob = (struct qeth_cmd_buffer *) data;
  1819. memcpy(&card->token.cm_filter_r,
  1820. QETH_CM_ENABLE_RESP_FILTER_TOKEN(iob->data),
  1821. QETH_MPC_TOKEN_LENGTH);
  1822. QETH_DBF_TEXT_(setup, 2, " rc%d", iob->rc);
  1823. return 0;
  1824. }
  1825. static int
  1826. qeth_cm_enable(struct qeth_card *card)
  1827. {
  1828. int rc;
  1829. struct qeth_cmd_buffer *iob;
  1830. QETH_DBF_TEXT(setup,2,"cmenable");
  1831. iob = qeth_wait_for_buffer(&card->write);
  1832. memcpy(iob->data, CM_ENABLE, CM_ENABLE_SIZE);
  1833. memcpy(QETH_CM_ENABLE_ISSUER_RM_TOKEN(iob->data),
  1834. &card->token.issuer_rm_r, QETH_MPC_TOKEN_LENGTH);
  1835. memcpy(QETH_CM_ENABLE_FILTER_TOKEN(iob->data),
  1836. &card->token.cm_filter_w, QETH_MPC_TOKEN_LENGTH);
  1837. rc = qeth_send_control_data(card, CM_ENABLE_SIZE, iob,
  1838. qeth_cm_enable_cb, NULL);
  1839. return rc;
  1840. }
  1841. static int
  1842. qeth_cm_setup_cb(struct qeth_card *card, struct qeth_reply *reply,
  1843. unsigned long data)
  1844. {
  1845. struct qeth_cmd_buffer *iob;
  1846. QETH_DBF_TEXT(setup, 2, "cmsetpcb");
  1847. iob = (struct qeth_cmd_buffer *) data;
  1848. memcpy(&card->token.cm_connection_r,
  1849. QETH_CM_SETUP_RESP_DEST_ADDR(iob->data),
  1850. QETH_MPC_TOKEN_LENGTH);
  1851. QETH_DBF_TEXT_(setup, 2, " rc%d", iob->rc);
  1852. return 0;
  1853. }
  1854. static int
  1855. qeth_cm_setup(struct qeth_card *card)
  1856. {
  1857. int rc;
  1858. struct qeth_cmd_buffer *iob;
  1859. QETH_DBF_TEXT(setup,2,"cmsetup");
  1860. iob = qeth_wait_for_buffer(&card->write);
  1861. memcpy(iob->data, CM_SETUP, CM_SETUP_SIZE);
  1862. memcpy(QETH_CM_SETUP_DEST_ADDR(iob->data),
  1863. &card->token.issuer_rm_r, QETH_MPC_TOKEN_LENGTH);
  1864. memcpy(QETH_CM_SETUP_CONNECTION_TOKEN(iob->data),
  1865. &card->token.cm_connection_w, QETH_MPC_TOKEN_LENGTH);
  1866. memcpy(QETH_CM_SETUP_FILTER_TOKEN(iob->data),
  1867. &card->token.cm_filter_r, QETH_MPC_TOKEN_LENGTH);
  1868. rc = qeth_send_control_data(card, CM_SETUP_SIZE, iob,
  1869. qeth_cm_setup_cb, NULL);
  1870. return rc;
  1871. }
  1872. static int
  1873. qeth_ulp_enable_cb(struct qeth_card *card, struct qeth_reply *reply,
  1874. unsigned long data)
  1875. {
  1876. __u16 mtu, framesize;
  1877. __u16 len;
  1878. __u8 link_type;
  1879. struct qeth_cmd_buffer *iob;
  1880. QETH_DBF_TEXT(setup, 2, "ulpenacb");
  1881. iob = (struct qeth_cmd_buffer *) data;
  1882. memcpy(&card->token.ulp_filter_r,
  1883. QETH_ULP_ENABLE_RESP_FILTER_TOKEN(iob->data),
  1884. QETH_MPC_TOKEN_LENGTH);
  1885. if (qeth_get_mtu_out_of_mpc(card->info.type)) {
  1886. memcpy(&framesize, QETH_ULP_ENABLE_RESP_MAX_MTU(iob->data), 2);
  1887. mtu = qeth_get_mtu_outof_framesize(framesize);
  1888. if (!mtu) {
  1889. iob->rc = -EINVAL;
  1890. QETH_DBF_TEXT_(setup, 2, " rc%d", iob->rc);
  1891. return 0;
  1892. }
  1893. card->info.max_mtu = mtu;
  1894. card->info.initial_mtu = mtu;
  1895. card->qdio.in_buf_size = mtu + 2 * PAGE_SIZE;
  1896. } else {
  1897. card->info.initial_mtu = qeth_get_initial_mtu_for_card(card);
  1898. card->info.max_mtu = qeth_get_max_mtu_for_card(card->info.type);
  1899. card->qdio.in_buf_size = QETH_IN_BUF_SIZE_DEFAULT;
  1900. }
  1901. memcpy(&len, QETH_ULP_ENABLE_RESP_DIFINFO_LEN(iob->data), 2);
  1902. if (len >= QETH_MPC_DIFINFO_LEN_INDICATES_LINK_TYPE) {
  1903. memcpy(&link_type,
  1904. QETH_ULP_ENABLE_RESP_LINK_TYPE(iob->data), 1);
  1905. card->info.link_type = link_type;
  1906. } else
  1907. card->info.link_type = 0;
  1908. QETH_DBF_TEXT_(setup, 2, " rc%d", iob->rc);
  1909. return 0;
  1910. }
  1911. static int
  1912. qeth_ulp_enable(struct qeth_card *card)
  1913. {
  1914. int rc;
  1915. char prot_type;
  1916. struct qeth_cmd_buffer *iob;
  1917. /*FIXME: trace view callbacks*/
  1918. QETH_DBF_TEXT(setup,2,"ulpenabl");
  1919. iob = qeth_wait_for_buffer(&card->write);
  1920. memcpy(iob->data, ULP_ENABLE, ULP_ENABLE_SIZE);
  1921. *(QETH_ULP_ENABLE_LINKNUM(iob->data)) =
  1922. (__u8) card->info.portno;
  1923. if (card->options.layer2)
  1924. if (card->info.type == QETH_CARD_TYPE_OSN)
  1925. prot_type = QETH_PROT_OSN2;
  1926. else
  1927. prot_type = QETH_PROT_LAYER2;
  1928. else
  1929. prot_type = QETH_PROT_TCPIP;
  1930. memcpy(QETH_ULP_ENABLE_PROT_TYPE(iob->data),&prot_type,1);
  1931. memcpy(QETH_ULP_ENABLE_DEST_ADDR(iob->data),
  1932. &card->token.cm_connection_r, QETH_MPC_TOKEN_LENGTH);
  1933. memcpy(QETH_ULP_ENABLE_FILTER_TOKEN(iob->data),
  1934. &card->token.ulp_filter_w, QETH_MPC_TOKEN_LENGTH);
  1935. memcpy(QETH_ULP_ENABLE_PORTNAME_AND_LL(iob->data),
  1936. card->info.portname, 9);
  1937. rc = qeth_send_control_data(card, ULP_ENABLE_SIZE, iob,
  1938. qeth_ulp_enable_cb, NULL);
  1939. return rc;
  1940. }
  1941. static int
  1942. qeth_ulp_setup_cb(struct qeth_card *card, struct qeth_reply *reply,
  1943. unsigned long data)
  1944. {
  1945. struct qeth_cmd_buffer *iob;
  1946. QETH_DBF_TEXT(setup, 2, "ulpstpcb");
  1947. iob = (struct qeth_cmd_buffer *) data;
  1948. memcpy(&card->token.ulp_connection_r,
  1949. QETH_ULP_SETUP_RESP_CONNECTION_TOKEN(iob->data),
  1950. QETH_MPC_TOKEN_LENGTH);
  1951. QETH_DBF_TEXT_(setup, 2, " rc%d", iob->rc);
  1952. return 0;
  1953. }
  1954. static int
  1955. qeth_ulp_setup(struct qeth_card *card)
  1956. {
  1957. int rc;
  1958. __u16 temp;
  1959. struct qeth_cmd_buffer *iob;
  1960. struct ccw_dev_id dev_id;
  1961. QETH_DBF_TEXT(setup,2,"ulpsetup");
  1962. iob = qeth_wait_for_buffer(&card->write);
  1963. memcpy(iob->data, ULP_SETUP, ULP_SETUP_SIZE);
  1964. memcpy(QETH_ULP_SETUP_DEST_ADDR(iob->data),
  1965. &card->token.cm_connection_r, QETH_MPC_TOKEN_LENGTH);
  1966. memcpy(QETH_ULP_SETUP_CONNECTION_TOKEN(iob->data),
  1967. &card->token.ulp_connection_w, QETH_MPC_TOKEN_LENGTH);
  1968. memcpy(QETH_ULP_SETUP_FILTER_TOKEN(iob->data),
  1969. &card->token.ulp_filter_r, QETH_MPC_TOKEN_LENGTH);
  1970. ccw_device_get_id(CARD_DDEV(card), &dev_id);
  1971. memcpy(QETH_ULP_SETUP_CUA(iob->data), &dev_id.devno, 2);
  1972. temp = (card->info.cula << 8) + card->info.unit_addr2;
  1973. memcpy(QETH_ULP_SETUP_REAL_DEVADDR(iob->data), &temp, 2);
  1974. rc = qeth_send_control_data(card, ULP_SETUP_SIZE, iob,
  1975. qeth_ulp_setup_cb, NULL);
  1976. return rc;
  1977. }
  1978. static inline int
  1979. qeth_check_qdio_errors(struct qdio_buffer *buf, unsigned int qdio_error,
  1980. unsigned int siga_error, const char *dbftext)
  1981. {
  1982. if (qdio_error || siga_error) {
  1983. QETH_DBF_TEXT(trace, 2, dbftext);
  1984. QETH_DBF_TEXT(qerr, 2, dbftext);
  1985. QETH_DBF_TEXT_(qerr, 2, " F15=%02X",
  1986. buf->element[15].flags & 0xff);
  1987. QETH_DBF_TEXT_(qerr, 2, " F14=%02X",
  1988. buf->element[14].flags & 0xff);
  1989. QETH_DBF_TEXT_(qerr, 2, " qerr=%X", qdio_error);
  1990. QETH_DBF_TEXT_(qerr, 2, " serr=%X", siga_error);
  1991. return 1;
  1992. }
  1993. return 0;
  1994. }
  1995. static struct sk_buff *
  1996. qeth_get_skb(unsigned int length, struct qeth_hdr *hdr)
  1997. {
  1998. struct sk_buff* skb;
  1999. int add_len;
  2000. add_len = 0;
  2001. if (hdr->hdr.osn.id == QETH_HEADER_TYPE_OSN)
  2002. add_len = sizeof(struct qeth_hdr);
  2003. #ifdef CONFIG_QETH_VLAN
  2004. else
  2005. add_len = VLAN_HLEN;
  2006. #endif
  2007. skb = dev_alloc_skb(length + add_len);
  2008. if (skb && add_len)
  2009. skb_reserve(skb, add_len);
  2010. return skb;
  2011. }
  2012. static inline int
  2013. qeth_create_skb_frag(struct qdio_buffer_element *element,
  2014. struct sk_buff **pskb,
  2015. int offset, int *pfrag, int data_len)
  2016. {
  2017. struct page *page = virt_to_page(element->addr);
  2018. if (*pfrag == 0) {
  2019. /* the upper protocol layers assume that there is data in the
  2020. * skb itself. Copy a small amount (64 bytes) to make them
  2021. * happy. */
  2022. *pskb = dev_alloc_skb(64 + QETH_FAKE_LL_LEN_ETH);
  2023. if (!(*pskb))
  2024. return -ENOMEM;
  2025. skb_reserve(*pskb, QETH_FAKE_LL_LEN_ETH);
  2026. if (data_len <= 64) {
  2027. memcpy(skb_put(*pskb, data_len), element->addr + offset,
  2028. data_len);
  2029. } else {
  2030. get_page(page);
  2031. memcpy(skb_put(*pskb, 64), element->addr + offset, 64);
  2032. skb_fill_page_desc(*pskb, *pfrag, page, offset + 64,
  2033. data_len - 64);
  2034. (*pskb)->data_len += data_len - 64;
  2035. (*pskb)->len += data_len - 64;
  2036. (*pskb)->truesize += data_len - 64;
  2037. }
  2038. } else {
  2039. get_page(page);
  2040. skb_fill_page_desc(*pskb, *pfrag, page, offset, data_len);
  2041. (*pskb)->data_len += data_len;
  2042. (*pskb)->len += data_len;
  2043. (*pskb)->truesize += data_len;
  2044. }
  2045. (*pfrag)++;
  2046. return 0;
  2047. }
  2048. static inline struct qeth_buffer_pool_entry *
  2049. qeth_find_free_buffer_pool_entry(struct qeth_card *card)
  2050. {
  2051. struct list_head *plh;
  2052. struct qeth_buffer_pool_entry *entry;
  2053. int i, free;
  2054. struct page *page;
  2055. if (list_empty(&card->qdio.in_buf_pool.entry_list))
  2056. return NULL;
  2057. list_for_each(plh, &card->qdio.in_buf_pool.entry_list) {
  2058. entry = list_entry(plh, struct qeth_buffer_pool_entry, list);
  2059. free = 1;
  2060. for (i = 0; i < QETH_MAX_BUFFER_ELEMENTS(card); ++i) {
  2061. if (page_count(virt_to_page(entry->elements[i])) > 1) {
  2062. free = 0;
  2063. break;
  2064. }
  2065. }
  2066. if (free) {
  2067. list_del_init(&entry->list);
  2068. return entry;
  2069. }
  2070. }
  2071. /* no free buffer in pool so take first one and swap pages */
  2072. entry = list_entry(card->qdio.in_buf_pool.entry_list.next,
  2073. struct qeth_buffer_pool_entry, list);
  2074. for (i = 0; i < QETH_MAX_BUFFER_ELEMENTS(card); ++i) {
  2075. if (page_count(virt_to_page(entry->elements[i])) > 1) {
  2076. page = alloc_page(GFP_ATOMIC|GFP_DMA);
  2077. if (!page) {
  2078. return NULL;
  2079. } else {
  2080. free_page((unsigned long)entry->elements[i]);
  2081. entry->elements[i] = page_address(page);
  2082. if (card->options.performance_stats)
  2083. card->perf_stats.sg_alloc_page_rx++;
  2084. }
  2085. }
  2086. }
  2087. list_del_init(&entry->list);
  2088. return entry;
  2089. }
  2090. static struct sk_buff *
  2091. qeth_get_next_skb(struct qeth_card *card, struct qdio_buffer *buffer,
  2092. struct qdio_buffer_element **__element, int *__offset,
  2093. struct qeth_hdr **hdr)
  2094. {
  2095. struct qdio_buffer_element *element = *__element;
  2096. int offset = *__offset;
  2097. struct sk_buff *skb = NULL;
  2098. int skb_len;
  2099. void *data_ptr;
  2100. int data_len;
  2101. int use_rx_sg = 0;
  2102. int frag = 0;
  2103. QETH_DBF_TEXT(trace,6,"nextskb");
  2104. /* qeth_hdr must not cross element boundaries */
  2105. if (element->length < offset + sizeof(struct qeth_hdr)){
  2106. if (qeth_is_last_sbale(element))
  2107. return NULL;
  2108. element++;
  2109. offset = 0;
  2110. if (element->length < sizeof(struct qeth_hdr))
  2111. return NULL;
  2112. }
  2113. *hdr = element->addr + offset;
  2114. offset += sizeof(struct qeth_hdr);
  2115. if (card->options.layer2)
  2116. if (card->info.type == QETH_CARD_TYPE_OSN)
  2117. skb_len = (*hdr)->hdr.osn.pdu_length;
  2118. else
  2119. skb_len = (*hdr)->hdr.l2.pkt_length;
  2120. else
  2121. skb_len = (*hdr)->hdr.l3.length;
  2122. if (!skb_len)
  2123. return NULL;
  2124. if ((skb_len >= card->options.rx_sg_cb) &&
  2125. (!(card->info.type == QETH_CARD_TYPE_OSN)) &&
  2126. (!atomic_read(&card->force_alloc_skb))) {
  2127. use_rx_sg = 1;
  2128. } else {
  2129. if (card->options.fake_ll) {
  2130. if (card->dev->type == ARPHRD_IEEE802_TR) {
  2131. if (!(skb = qeth_get_skb(skb_len +
  2132. QETH_FAKE_LL_LEN_TR, *hdr)))
  2133. goto no_mem;
  2134. skb_reserve(skb, QETH_FAKE_LL_LEN_TR);
  2135. } else {
  2136. if (!(skb = qeth_get_skb(skb_len +
  2137. QETH_FAKE_LL_LEN_ETH, *hdr)))
  2138. goto no_mem;
  2139. skb_reserve(skb, QETH_FAKE_LL_LEN_ETH);
  2140. }
  2141. } else {
  2142. skb = qeth_get_skb(skb_len, *hdr);
  2143. if (!skb)
  2144. goto no_mem;
  2145. }
  2146. }
  2147. data_ptr = element->addr + offset;
  2148. while (skb_len) {
  2149. data_len = min(skb_len, (int)(element->length - offset));
  2150. if (data_len) {
  2151. if (use_rx_sg) {
  2152. if (qeth_create_skb_frag(element, &skb, offset,
  2153. &frag, data_len))
  2154. goto no_mem;
  2155. } else {
  2156. memcpy(skb_put(skb, data_len), data_ptr,
  2157. data_len);
  2158. }
  2159. }
  2160. skb_len -= data_len;
  2161. if (skb_len){
  2162. if (qeth_is_last_sbale(element)){
  2163. QETH_DBF_TEXT(trace,4,"unexeob");
  2164. QETH_DBF_TEXT_(trace,4,"%s",CARD_BUS_ID(card));
  2165. QETH_DBF_TEXT(qerr,2,"unexeob");
  2166. QETH_DBF_TEXT_(qerr,2,"%s",CARD_BUS_ID(card));
  2167. QETH_DBF_HEX(misc,4,buffer,sizeof(*buffer));
  2168. dev_kfree_skb_any(skb);
  2169. card->stats.rx_errors++;
  2170. return NULL;
  2171. }
  2172. element++;
  2173. offset = 0;
  2174. data_ptr = element->addr;
  2175. } else {
  2176. offset += data_len;
  2177. }
  2178. }
  2179. *__element = element;
  2180. *__offset = offset;
  2181. if (use_rx_sg && card->options.performance_stats) {
  2182. card->perf_stats.sg_skbs_rx++;
  2183. card->perf_stats.sg_frags_rx += skb_shinfo(skb)->nr_frags;
  2184. }
  2185. return skb;
  2186. no_mem:
  2187. if (net_ratelimit()){
  2188. PRINT_WARN("No memory for packet received on %s.\n",
  2189. QETH_CARD_IFNAME(card));
  2190. QETH_DBF_TEXT(trace,2,"noskbmem");
  2191. QETH_DBF_TEXT_(trace,2,"%s",CARD_BUS_ID(card));
  2192. }
  2193. card->stats.rx_dropped++;
  2194. return NULL;
  2195. }
  2196. static __be16
  2197. qeth_type_trans(struct sk_buff *skb, struct net_device *dev)
  2198. {
  2199. struct qeth_card *card;
  2200. struct ethhdr *eth;
  2201. QETH_DBF_TEXT(trace,6,"typtrans");
  2202. card = (struct qeth_card *)dev->priv;
  2203. #ifdef CONFIG_TR
  2204. if ((card->info.link_type == QETH_LINK_TYPE_HSTR) ||
  2205. (card->info.link_type == QETH_LINK_TYPE_LANE_TR))
  2206. return tr_type_trans(skb,dev);
  2207. #endif /* CONFIG_TR */
  2208. skb_reset_mac_header(skb);
  2209. skb_pull(skb, ETH_HLEN );
  2210. eth = eth_hdr(skb);
  2211. if (*eth->h_dest & 1) {
  2212. if (memcmp(eth->h_dest, dev->broadcast, ETH_ALEN) == 0)
  2213. skb->pkt_type = PACKET_BROADCAST;
  2214. else
  2215. skb->pkt_type = PACKET_MULTICAST;
  2216. } else if (memcmp(eth->h_dest, dev->dev_addr, ETH_ALEN))
  2217. skb->pkt_type = PACKET_OTHERHOST;
  2218. if (ntohs(eth->h_proto) >= 1536)
  2219. return eth->h_proto;
  2220. if (*(unsigned short *) (skb->data) == 0xFFFF)
  2221. return htons(ETH_P_802_3);
  2222. return htons(ETH_P_802_2);
  2223. }
  2224. static void
  2225. qeth_rebuild_skb_fake_ll_tr(struct qeth_card *card, struct sk_buff *skb,
  2226. struct qeth_hdr *hdr)
  2227. {
  2228. struct trh_hdr *fake_hdr;
  2229. struct trllc *fake_llc;
  2230. struct iphdr *ip_hdr;
  2231. QETH_DBF_TEXT(trace,5,"skbfktr");
  2232. skb_set_mac_header(skb, -QETH_FAKE_LL_LEN_TR);
  2233. /* this is a fake ethernet header */
  2234. fake_hdr = tr_hdr(skb);
  2235. /* the destination MAC address */
  2236. switch (skb->pkt_type){
  2237. case PACKET_MULTICAST:
  2238. switch (skb->protocol){
  2239. #ifdef CONFIG_QETH_IPV6
  2240. case __constant_htons(ETH_P_IPV6):
  2241. ndisc_mc_map((struct in6_addr *)
  2242. skb->data + QETH_FAKE_LL_V6_ADDR_POS,
  2243. fake_hdr->daddr, card->dev, 0);
  2244. break;
  2245. #endif /* CONFIG_QETH_IPV6 */
  2246. case __constant_htons(ETH_P_IP):
  2247. ip_hdr = (struct iphdr *)skb->data;
  2248. ip_tr_mc_map(ip_hdr->daddr, fake_hdr->daddr);
  2249. break;
  2250. default:
  2251. memcpy(fake_hdr->daddr, card->dev->dev_addr, TR_ALEN);
  2252. }
  2253. break;
  2254. case PACKET_BROADCAST:
  2255. memset(fake_hdr->daddr, 0xff, TR_ALEN);
  2256. break;
  2257. default:
  2258. memcpy(fake_hdr->daddr, card->dev->dev_addr, TR_ALEN);
  2259. }
  2260. /* the source MAC address */
  2261. if (hdr->hdr.l3.ext_flags & QETH_HDR_EXT_SRC_MAC_ADDR)
  2262. memcpy(fake_hdr->saddr, &hdr->hdr.l3.dest_addr[2], TR_ALEN);
  2263. else
  2264. memset(fake_hdr->saddr, 0, TR_ALEN);
  2265. fake_hdr->rcf=0;
  2266. fake_llc = (struct trllc*)&(fake_hdr->rcf);
  2267. fake_llc->dsap = EXTENDED_SAP;
  2268. fake_llc->ssap = EXTENDED_SAP;
  2269. fake_llc->llc = UI_CMD;
  2270. fake_llc->protid[0] = 0;
  2271. fake_llc->protid[1] = 0;
  2272. fake_llc->protid[2] = 0;
  2273. fake_llc->ethertype = ETH_P_IP;
  2274. }
  2275. static void
  2276. qeth_rebuild_skb_fake_ll_eth(struct qeth_card *card, struct sk_buff *skb,
  2277. struct qeth_hdr *hdr)
  2278. {
  2279. struct ethhdr *fake_hdr;
  2280. struct iphdr *ip_hdr;
  2281. QETH_DBF_TEXT(trace,5,"skbfketh");
  2282. skb_set_mac_header(skb, -QETH_FAKE_LL_LEN_ETH);
  2283. /* this is a fake ethernet header */
  2284. fake_hdr = eth_hdr(skb);
  2285. /* the destination MAC address */
  2286. switch (skb->pkt_type){
  2287. case PACKET_MULTICAST:
  2288. switch (skb->protocol){
  2289. #ifdef CONFIG_QETH_IPV6
  2290. case __constant_htons(ETH_P_IPV6):
  2291. ndisc_mc_map((struct in6_addr *)
  2292. skb->data + QETH_FAKE_LL_V6_ADDR_POS,
  2293. fake_hdr->h_dest, card->dev, 0);
  2294. break;
  2295. #endif /* CONFIG_QETH_IPV6 */
  2296. case __constant_htons(ETH_P_IP):
  2297. ip_hdr = (struct iphdr *)skb->data;
  2298. ip_eth_mc_map(ip_hdr->daddr, fake_hdr->h_dest);
  2299. break;
  2300. default:
  2301. memcpy(fake_hdr->h_dest, card->dev->dev_addr, ETH_ALEN);
  2302. }
  2303. break;
  2304. case PACKET_BROADCAST:
  2305. memset(fake_hdr->h_dest, 0xff, ETH_ALEN);
  2306. break;
  2307. default:
  2308. memcpy(fake_hdr->h_dest, card->dev->dev_addr, ETH_ALEN);
  2309. }
  2310. /* the source MAC address */
  2311. if (hdr->hdr.l3.ext_flags & QETH_HDR_EXT_SRC_MAC_ADDR)
  2312. memcpy(fake_hdr->h_source, &hdr->hdr.l3.dest_addr[2], ETH_ALEN);
  2313. else
  2314. memset(fake_hdr->h_source, 0, ETH_ALEN);
  2315. /* the protocol */
  2316. fake_hdr->h_proto = skb->protocol;
  2317. }
  2318. static inline void
  2319. qeth_rebuild_skb_fake_ll(struct qeth_card *card, struct sk_buff *skb,
  2320. struct qeth_hdr *hdr)
  2321. {
  2322. if (card->dev->type == ARPHRD_IEEE802_TR)
  2323. qeth_rebuild_skb_fake_ll_tr(card, skb, hdr);
  2324. else
  2325. qeth_rebuild_skb_fake_ll_eth(card, skb, hdr);
  2326. }
  2327. static inline void
  2328. qeth_layer2_rebuild_skb(struct qeth_card *card, struct sk_buff *skb,
  2329. struct qeth_hdr *hdr)
  2330. {
  2331. skb->pkt_type = PACKET_HOST;
  2332. skb->protocol = qeth_type_trans(skb, skb->dev);
  2333. if (card->options.checksum_type == NO_CHECKSUMMING)
  2334. skb->ip_summed = CHECKSUM_UNNECESSARY;
  2335. else
  2336. skb->ip_summed = CHECKSUM_NONE;
  2337. *((__u32 *)skb->cb) = ++card->seqno.pkt_seqno;
  2338. }
  2339. static __u16
  2340. qeth_rebuild_skb(struct qeth_card *card, struct sk_buff *skb,
  2341. struct qeth_hdr *hdr)
  2342. {
  2343. unsigned short vlan_id = 0;
  2344. #ifdef CONFIG_QETH_IPV6
  2345. if (hdr->hdr.l3.flags & QETH_HDR_PASSTHRU) {
  2346. skb->pkt_type = PACKET_HOST;
  2347. skb->protocol = qeth_type_trans(skb, card->dev);
  2348. return 0;
  2349. }
  2350. #endif /* CONFIG_QETH_IPV6 */
  2351. skb->protocol = htons((hdr->hdr.l3.flags & QETH_HDR_IPV6)? ETH_P_IPV6 :
  2352. ETH_P_IP);
  2353. switch (hdr->hdr.l3.flags & QETH_HDR_CAST_MASK){
  2354. case QETH_CAST_UNICAST:
  2355. skb->pkt_type = PACKET_HOST;
  2356. break;
  2357. case QETH_CAST_MULTICAST:
  2358. skb->pkt_type = PACKET_MULTICAST;
  2359. card->stats.multicast++;
  2360. break;
  2361. case QETH_CAST_BROADCAST:
  2362. skb->pkt_type = PACKET_BROADCAST;
  2363. card->stats.multicast++;
  2364. break;
  2365. case QETH_CAST_ANYCAST:
  2366. case QETH_CAST_NOCAST:
  2367. default:
  2368. skb->pkt_type = PACKET_HOST;
  2369. }
  2370. if (hdr->hdr.l3.ext_flags &
  2371. (QETH_HDR_EXT_VLAN_FRAME | QETH_HDR_EXT_INCLUDE_VLAN_TAG)) {
  2372. vlan_id = (hdr->hdr.l3.ext_flags & QETH_HDR_EXT_VLAN_FRAME)?
  2373. hdr->hdr.l3.vlan_id : *((u16 *)&hdr->hdr.l3.dest_addr[12]);
  2374. }
  2375. if (card->options.fake_ll)
  2376. qeth_rebuild_skb_fake_ll(card, skb, hdr);
  2377. else
  2378. skb_reset_mac_header(skb);
  2379. skb->ip_summed = card->options.checksum_type;
  2380. if (card->options.checksum_type == HW_CHECKSUMMING){
  2381. if ( (hdr->hdr.l3.ext_flags &
  2382. (QETH_HDR_EXT_CSUM_HDR_REQ |
  2383. QETH_HDR_EXT_CSUM_TRANSP_REQ)) ==
  2384. (QETH_HDR_EXT_CSUM_HDR_REQ |
  2385. QETH_HDR_EXT_CSUM_TRANSP_REQ) )
  2386. skb->ip_summed = CHECKSUM_UNNECESSARY;
  2387. else
  2388. skb->ip_summed = SW_CHECKSUMMING;
  2389. }
  2390. return vlan_id;
  2391. }
  2392. static void
  2393. qeth_process_inbound_buffer(struct qeth_card *card,
  2394. struct qeth_qdio_buffer *buf, int index)
  2395. {
  2396. struct qdio_buffer_element *element;
  2397. struct sk_buff *skb;
  2398. struct qeth_hdr *hdr;
  2399. int offset;
  2400. int rxrc;
  2401. __u16 vlan_tag = 0;
  2402. /* get first element of current buffer */
  2403. element = (struct qdio_buffer_element *)&buf->buffer->element[0];
  2404. offset = 0;
  2405. if (card->options.performance_stats)
  2406. card->perf_stats.bufs_rec++;
  2407. while((skb = qeth_get_next_skb(card, buf->buffer, &element,
  2408. &offset, &hdr))) {
  2409. skb->dev = card->dev;
  2410. if (hdr->hdr.l2.id == QETH_HEADER_TYPE_LAYER2)
  2411. qeth_layer2_rebuild_skb(card, skb, hdr);
  2412. else if (hdr->hdr.l3.id == QETH_HEADER_TYPE_LAYER3)
  2413. vlan_tag = qeth_rebuild_skb(card, skb, hdr);
  2414. else { /*in case of OSN*/
  2415. skb_push(skb, sizeof(struct qeth_hdr));
  2416. skb_copy_to_linear_data(skb, hdr,
  2417. sizeof(struct qeth_hdr));
  2418. }
  2419. /* is device UP ? */
  2420. if (!(card->dev->flags & IFF_UP)){
  2421. dev_kfree_skb_any(skb);
  2422. continue;
  2423. }
  2424. if (card->info.type == QETH_CARD_TYPE_OSN)
  2425. rxrc = card->osn_info.data_cb(skb);
  2426. else
  2427. #ifdef CONFIG_QETH_VLAN
  2428. if (vlan_tag)
  2429. if (card->vlangrp)
  2430. vlan_hwaccel_rx(skb, card->vlangrp, vlan_tag);
  2431. else {
  2432. dev_kfree_skb_any(skb);
  2433. continue;
  2434. }
  2435. else
  2436. #endif
  2437. rxrc = netif_rx(skb);
  2438. card->dev->last_rx = jiffies;
  2439. card->stats.rx_packets++;
  2440. card->stats.rx_bytes += skb->len;
  2441. }
  2442. }
  2443. static int
  2444. qeth_init_input_buffer(struct qeth_card *card, struct qeth_qdio_buffer *buf)
  2445. {
  2446. struct qeth_buffer_pool_entry *pool_entry;
  2447. int i;
  2448. pool_entry = qeth_find_free_buffer_pool_entry(card);
  2449. if (!pool_entry)
  2450. return 1;
  2451. /*
  2452. * since the buffer is accessed only from the input_tasklet
  2453. * there shouldn't be a need to synchronize; also, since we use
  2454. * the QETH_IN_BUF_REQUEUE_THRESHOLD we should never run out off
  2455. * buffers
  2456. */
  2457. BUG_ON(!pool_entry);
  2458. buf->pool_entry = pool_entry;
  2459. for(i = 0; i < QETH_MAX_BUFFER_ELEMENTS(card); ++i){
  2460. buf->buffer->element[i].length = PAGE_SIZE;
  2461. buf->buffer->element[i].addr = pool_entry->elements[i];
  2462. if (i == QETH_MAX_BUFFER_ELEMENTS(card) - 1)
  2463. buf->buffer->element[i].flags = SBAL_FLAGS_LAST_ENTRY;
  2464. else
  2465. buf->buffer->element[i].flags = 0;
  2466. }
  2467. buf->state = QETH_QDIO_BUF_EMPTY;
  2468. return 0;
  2469. }
  2470. static void
  2471. qeth_clear_output_buffer(struct qeth_qdio_out_q *queue,
  2472. struct qeth_qdio_out_buffer *buf)
  2473. {
  2474. int i;
  2475. struct sk_buff *skb;
  2476. /* is PCI flag set on buffer? */
  2477. if (buf->buffer->element[0].flags & 0x40)
  2478. atomic_dec(&queue->set_pci_flags_count);
  2479. while ((skb = skb_dequeue(&buf->skb_list))){
  2480. atomic_dec(&skb->users);
  2481. dev_kfree_skb_any(skb);
  2482. }
  2483. qeth_eddp_buf_release_contexts(buf);
  2484. for(i = 0; i < QETH_MAX_BUFFER_ELEMENTS(queue->card); ++i){
  2485. buf->buffer->element[i].length = 0;
  2486. buf->buffer->element[i].addr = NULL;
  2487. buf->buffer->element[i].flags = 0;
  2488. }
  2489. buf->next_element_to_fill = 0;
  2490. atomic_set(&buf->state, QETH_QDIO_BUF_EMPTY);
  2491. }
  2492. static void
  2493. qeth_queue_input_buffer(struct qeth_card *card, int index)
  2494. {
  2495. struct qeth_qdio_q *queue = card->qdio.in_q;
  2496. int count;
  2497. int i;
  2498. int rc;
  2499. int newcount = 0;
  2500. QETH_DBF_TEXT(trace,6,"queinbuf");
  2501. count = (index < queue->next_buf_to_init)?
  2502. card->qdio.in_buf_pool.buf_count -
  2503. (queue->next_buf_to_init - index) :
  2504. card->qdio.in_buf_pool.buf_count -
  2505. (queue->next_buf_to_init + QDIO_MAX_BUFFERS_PER_Q - index);
  2506. /* only requeue at a certain threshold to avoid SIGAs */
  2507. if (count >= QETH_IN_BUF_REQUEUE_THRESHOLD(card)){
  2508. for (i = queue->next_buf_to_init;
  2509. i < queue->next_buf_to_init + count; ++i) {
  2510. if (qeth_init_input_buffer(card,
  2511. &queue->bufs[i % QDIO_MAX_BUFFERS_PER_Q])) {
  2512. break;
  2513. } else {
  2514. newcount++;
  2515. }
  2516. }
  2517. if (newcount < count) {
  2518. /* we are in memory shortage so we switch back to
  2519. traditional skb allocation and drop packages */
  2520. if (!atomic_read(&card->force_alloc_skb) &&
  2521. net_ratelimit())
  2522. PRINT_WARN("Switch to alloc skb\n");
  2523. atomic_set(&card->force_alloc_skb, 3);
  2524. count = newcount;
  2525. } else {
  2526. if ((atomic_read(&card->force_alloc_skb) == 1) &&
  2527. net_ratelimit())
  2528. PRINT_WARN("Switch to sg\n");
  2529. atomic_add_unless(&card->force_alloc_skb, -1, 0);
  2530. }
  2531. /*
  2532. * according to old code it should be avoided to requeue all
  2533. * 128 buffers in order to benefit from PCI avoidance.
  2534. * this function keeps at least one buffer (the buffer at
  2535. * 'index') un-requeued -> this buffer is the first buffer that
  2536. * will be requeued the next time
  2537. */
  2538. if (card->options.performance_stats) {
  2539. card->perf_stats.inbound_do_qdio_cnt++;
  2540. card->perf_stats.inbound_do_qdio_start_time =
  2541. qeth_get_micros();
  2542. }
  2543. rc = do_QDIO(CARD_DDEV(card),
  2544. QDIO_FLAG_SYNC_INPUT | QDIO_FLAG_UNDER_INTERRUPT,
  2545. 0, queue->next_buf_to_init, count, NULL);
  2546. if (card->options.performance_stats)
  2547. card->perf_stats.inbound_do_qdio_time +=
  2548. qeth_get_micros() -
  2549. card->perf_stats.inbound_do_qdio_start_time;
  2550. if (rc){
  2551. PRINT_WARN("qeth_queue_input_buffer's do_QDIO "
  2552. "return %i (device %s).\n",
  2553. rc, CARD_DDEV_ID(card));
  2554. QETH_DBF_TEXT(trace,2,"qinberr");
  2555. QETH_DBF_TEXT_(trace,2,"%s",CARD_BUS_ID(card));
  2556. }
  2557. queue->next_buf_to_init = (queue->next_buf_to_init + count) %
  2558. QDIO_MAX_BUFFERS_PER_Q;
  2559. }
  2560. }
  2561. static inline void
  2562. qeth_put_buffer_pool_entry(struct qeth_card *card,
  2563. struct qeth_buffer_pool_entry *entry)
  2564. {
  2565. QETH_DBF_TEXT(trace, 6, "ptbfplen");
  2566. list_add_tail(&entry->list, &card->qdio.in_buf_pool.entry_list);
  2567. }
  2568. static void
  2569. qeth_qdio_input_handler(struct ccw_device * ccwdev, unsigned int status,
  2570. unsigned int qdio_err, unsigned int siga_err,
  2571. unsigned int queue, int first_element, int count,
  2572. unsigned long card_ptr)
  2573. {
  2574. struct net_device *net_dev;
  2575. struct qeth_card *card;
  2576. struct qeth_qdio_buffer *buffer;
  2577. int index;
  2578. int i;
  2579. QETH_DBF_TEXT(trace, 6, "qdinput");
  2580. card = (struct qeth_card *) card_ptr;
  2581. net_dev = card->dev;
  2582. if (card->options.performance_stats) {
  2583. card->perf_stats.inbound_cnt++;
  2584. card->perf_stats.inbound_start_time = qeth_get_micros();
  2585. }
  2586. if (status & QDIO_STATUS_LOOK_FOR_ERROR) {
  2587. if (status & QDIO_STATUS_ACTIVATE_CHECK_CONDITION){
  2588. QETH_DBF_TEXT(trace, 1,"qdinchk");
  2589. QETH_DBF_TEXT_(trace,1,"%s",CARD_BUS_ID(card));
  2590. QETH_DBF_TEXT_(trace,1,"%04X%04X",first_element,count);
  2591. QETH_DBF_TEXT_(trace,1,"%04X%04X", queue, status);
  2592. qeth_schedule_recovery(card);
  2593. return;
  2594. }
  2595. }
  2596. for (i = first_element; i < (first_element + count); ++i) {
  2597. index = i % QDIO_MAX_BUFFERS_PER_Q;
  2598. buffer = &card->qdio.in_q->bufs[index];
  2599. if (!((status & QDIO_STATUS_LOOK_FOR_ERROR) &&
  2600. qeth_check_qdio_errors(buffer->buffer,
  2601. qdio_err, siga_err,"qinerr")))
  2602. qeth_process_inbound_buffer(card, buffer, index);
  2603. /* clear buffer and give back to hardware */
  2604. qeth_put_buffer_pool_entry(card, buffer->pool_entry);
  2605. qeth_queue_input_buffer(card, index);
  2606. }
  2607. if (card->options.performance_stats)
  2608. card->perf_stats.inbound_time += qeth_get_micros() -
  2609. card->perf_stats.inbound_start_time;
  2610. }
  2611. static int
  2612. qeth_handle_send_error(struct qeth_card *card,
  2613. struct qeth_qdio_out_buffer *buffer,
  2614. unsigned int qdio_err, unsigned int siga_err)
  2615. {
  2616. int sbalf15 = buffer->buffer->element[15].flags & 0xff;
  2617. int cc = siga_err & 3;
  2618. QETH_DBF_TEXT(trace, 6, "hdsnderr");
  2619. qeth_check_qdio_errors(buffer->buffer, qdio_err, siga_err, "qouterr");
  2620. switch (cc) {
  2621. case 0:
  2622. if (qdio_err){
  2623. QETH_DBF_TEXT(trace, 1,"lnkfail");
  2624. QETH_DBF_TEXT_(trace,1,"%s",CARD_BUS_ID(card));
  2625. QETH_DBF_TEXT_(trace,1,"%04x %02x",
  2626. (u16)qdio_err, (u8)sbalf15);
  2627. return QETH_SEND_ERROR_LINK_FAILURE;
  2628. }
  2629. return QETH_SEND_ERROR_NONE;
  2630. case 2:
  2631. if (siga_err & QDIO_SIGA_ERROR_B_BIT_SET) {
  2632. QETH_DBF_TEXT(trace, 1, "SIGAcc2B");
  2633. QETH_DBF_TEXT_(trace,1,"%s",CARD_BUS_ID(card));
  2634. return QETH_SEND_ERROR_KICK_IT;
  2635. }
  2636. if ((sbalf15 >= 15) && (sbalf15 <= 31))
  2637. return QETH_SEND_ERROR_RETRY;
  2638. return QETH_SEND_ERROR_LINK_FAILURE;
  2639. /* look at qdio_error and sbalf 15 */
  2640. case 1:
  2641. QETH_DBF_TEXT(trace, 1, "SIGAcc1");
  2642. QETH_DBF_TEXT_(trace,1,"%s",CARD_BUS_ID(card));
  2643. return QETH_SEND_ERROR_LINK_FAILURE;
  2644. case 3:
  2645. default:
  2646. QETH_DBF_TEXT(trace, 1, "SIGAcc3");
  2647. QETH_DBF_TEXT_(trace,1,"%s",CARD_BUS_ID(card));
  2648. return QETH_SEND_ERROR_KICK_IT;
  2649. }
  2650. }
  2651. void
  2652. qeth_flush_buffers(struct qeth_qdio_out_q *queue, int under_int,
  2653. int index, int count)
  2654. {
  2655. struct qeth_qdio_out_buffer *buf;
  2656. int rc;
  2657. int i;
  2658. unsigned int qdio_flags;
  2659. QETH_DBF_TEXT(trace, 6, "flushbuf");
  2660. for (i = index; i < index + count; ++i) {
  2661. buf = &queue->bufs[i % QDIO_MAX_BUFFERS_PER_Q];
  2662. buf->buffer->element[buf->next_element_to_fill - 1].flags |=
  2663. SBAL_FLAGS_LAST_ENTRY;
  2664. if (queue->card->info.type == QETH_CARD_TYPE_IQD)
  2665. continue;
  2666. if (!queue->do_pack){
  2667. if ((atomic_read(&queue->used_buffers) >=
  2668. (QETH_HIGH_WATERMARK_PACK -
  2669. QETH_WATERMARK_PACK_FUZZ)) &&
  2670. !atomic_read(&queue->set_pci_flags_count)){
  2671. /* it's likely that we'll go to packing
  2672. * mode soon */
  2673. atomic_inc(&queue->set_pci_flags_count);
  2674. buf->buffer->element[0].flags |= 0x40;
  2675. }
  2676. } else {
  2677. if (!atomic_read(&queue->set_pci_flags_count)){
  2678. /*
  2679. * there's no outstanding PCI any more, so we
  2680. * have to request a PCI to be sure that the PCI
  2681. * will wake at some time in the future then we
  2682. * can flush packed buffers that might still be
  2683. * hanging around, which can happen if no
  2684. * further send was requested by the stack
  2685. */
  2686. atomic_inc(&queue->set_pci_flags_count);
  2687. buf->buffer->element[0].flags |= 0x40;
  2688. }
  2689. }
  2690. }
  2691. queue->card->dev->trans_start = jiffies;
  2692. if (queue->card->options.performance_stats) {
  2693. queue->card->perf_stats.outbound_do_qdio_cnt++;
  2694. queue->card->perf_stats.outbound_do_qdio_start_time =
  2695. qeth_get_micros();
  2696. }
  2697. qdio_flags = QDIO_FLAG_SYNC_OUTPUT;
  2698. if (under_int)
  2699. qdio_flags |= QDIO_FLAG_UNDER_INTERRUPT;
  2700. if (atomic_read(&queue->set_pci_flags_count))
  2701. qdio_flags |= QDIO_FLAG_PCI_OUT;
  2702. rc = do_QDIO(CARD_DDEV(queue->card), qdio_flags,
  2703. queue->queue_no, index, count, NULL);
  2704. if (queue->card->options.performance_stats)
  2705. queue->card->perf_stats.outbound_do_qdio_time +=
  2706. qeth_get_micros() -
  2707. queue->card->perf_stats.outbound_do_qdio_start_time;
  2708. if (rc){
  2709. QETH_DBF_TEXT(trace, 2, "flushbuf");
  2710. QETH_DBF_TEXT_(trace, 2, " err%d", rc);
  2711. QETH_DBF_TEXT_(trace, 2, "%s", CARD_DDEV_ID(queue->card));
  2712. queue->card->stats.tx_errors += count;
  2713. /* this must not happen under normal circumstances. if it
  2714. * happens something is really wrong -> recover */
  2715. qeth_schedule_recovery(queue->card);
  2716. return;
  2717. }
  2718. atomic_add(count, &queue->used_buffers);
  2719. if (queue->card->options.performance_stats)
  2720. queue->card->perf_stats.bufs_sent += count;
  2721. }
  2722. /*
  2723. * Switched to packing state if the number of used buffers on a queue
  2724. * reaches a certain limit.
  2725. */
  2726. static void
  2727. qeth_switch_to_packing_if_needed(struct qeth_qdio_out_q *queue)
  2728. {
  2729. if (!queue->do_pack) {
  2730. if (atomic_read(&queue->used_buffers)
  2731. >= QETH_HIGH_WATERMARK_PACK){
  2732. /* switch non-PACKING -> PACKING */
  2733. QETH_DBF_TEXT(trace, 6, "np->pack");
  2734. if (queue->card->options.performance_stats)
  2735. queue->card->perf_stats.sc_dp_p++;
  2736. queue->do_pack = 1;
  2737. }
  2738. }
  2739. }
  2740. /*
  2741. * Switches from packing to non-packing mode. If there is a packing
  2742. * buffer on the queue this buffer will be prepared to be flushed.
  2743. * In that case 1 is returned to inform the caller. If no buffer
  2744. * has to be flushed, zero is returned.
  2745. */
  2746. static int
  2747. qeth_switch_to_nonpacking_if_needed(struct qeth_qdio_out_q *queue)
  2748. {
  2749. struct qeth_qdio_out_buffer *buffer;
  2750. int flush_count = 0;
  2751. if (queue->do_pack) {
  2752. if (atomic_read(&queue->used_buffers)
  2753. <= QETH_LOW_WATERMARK_PACK) {
  2754. /* switch PACKING -> non-PACKING */
  2755. QETH_DBF_TEXT(trace, 6, "pack->np");
  2756. if (queue->card->options.performance_stats)
  2757. queue->card->perf_stats.sc_p_dp++;
  2758. queue->do_pack = 0;
  2759. /* flush packing buffers */
  2760. buffer = &queue->bufs[queue->next_buf_to_fill];
  2761. if ((atomic_read(&buffer->state) ==
  2762. QETH_QDIO_BUF_EMPTY) &&
  2763. (buffer->next_element_to_fill > 0)) {
  2764. atomic_set(&buffer->state,QETH_QDIO_BUF_PRIMED);
  2765. flush_count++;
  2766. queue->next_buf_to_fill =
  2767. (queue->next_buf_to_fill + 1) %
  2768. QDIO_MAX_BUFFERS_PER_Q;
  2769. }
  2770. }
  2771. }
  2772. return flush_count;
  2773. }
  2774. /*
  2775. * Called to flush a packing buffer if no more pci flags are on the queue.
  2776. * Checks if there is a packing buffer and prepares it to be flushed.
  2777. * In that case returns 1, otherwise zero.
  2778. */
  2779. static int
  2780. qeth_flush_buffers_on_no_pci(struct qeth_qdio_out_q *queue)
  2781. {
  2782. struct qeth_qdio_out_buffer *buffer;
  2783. buffer = &queue->bufs[queue->next_buf_to_fill];
  2784. if((atomic_read(&buffer->state) == QETH_QDIO_BUF_EMPTY) &&
  2785. (buffer->next_element_to_fill > 0)){
  2786. /* it's a packing buffer */
  2787. atomic_set(&buffer->state, QETH_QDIO_BUF_PRIMED);
  2788. queue->next_buf_to_fill =
  2789. (queue->next_buf_to_fill + 1) % QDIO_MAX_BUFFERS_PER_Q;
  2790. return 1;
  2791. }
  2792. return 0;
  2793. }
  2794. static void
  2795. qeth_check_outbound_queue(struct qeth_qdio_out_q *queue)
  2796. {
  2797. int index;
  2798. int flush_cnt = 0;
  2799. int q_was_packing = 0;
  2800. /*
  2801. * check if weed have to switch to non-packing mode or if
  2802. * we have to get a pci flag out on the queue
  2803. */
  2804. if ((atomic_read(&queue->used_buffers) <= QETH_LOW_WATERMARK_PACK) ||
  2805. !atomic_read(&queue->set_pci_flags_count)){
  2806. if (atomic_xchg(&queue->state, QETH_OUT_Q_LOCKED_FLUSH) ==
  2807. QETH_OUT_Q_UNLOCKED) {
  2808. /*
  2809. * If we get in here, there was no action in
  2810. * do_send_packet. So, we check if there is a
  2811. * packing buffer to be flushed here.
  2812. */
  2813. netif_stop_queue(queue->card->dev);
  2814. index = queue->next_buf_to_fill;
  2815. q_was_packing = queue->do_pack;
  2816. flush_cnt += qeth_switch_to_nonpacking_if_needed(queue);
  2817. if (!flush_cnt &&
  2818. !atomic_read(&queue->set_pci_flags_count))
  2819. flush_cnt +=
  2820. qeth_flush_buffers_on_no_pci(queue);
  2821. if (queue->card->options.performance_stats &&
  2822. q_was_packing)
  2823. queue->card->perf_stats.bufs_sent_pack +=
  2824. flush_cnt;
  2825. if (flush_cnt)
  2826. qeth_flush_buffers(queue, 1, index, flush_cnt);
  2827. atomic_set(&queue->state, QETH_OUT_Q_UNLOCKED);
  2828. }
  2829. }
  2830. }
  2831. static void
  2832. qeth_qdio_output_handler(struct ccw_device * ccwdev, unsigned int status,
  2833. unsigned int qdio_error, unsigned int siga_error,
  2834. unsigned int __queue, int first_element, int count,
  2835. unsigned long card_ptr)
  2836. {
  2837. struct qeth_card *card = (struct qeth_card *) card_ptr;
  2838. struct qeth_qdio_out_q *queue = card->qdio.out_qs[__queue];
  2839. struct qeth_qdio_out_buffer *buffer;
  2840. int i;
  2841. QETH_DBF_TEXT(trace, 6, "qdouhdl");
  2842. if (status & QDIO_STATUS_LOOK_FOR_ERROR) {
  2843. if (status & QDIO_STATUS_ACTIVATE_CHECK_CONDITION){
  2844. QETH_DBF_TEXT(trace, 2, "achkcond");
  2845. QETH_DBF_TEXT_(trace, 2, "%s", CARD_BUS_ID(card));
  2846. QETH_DBF_TEXT_(trace, 2, "%08x", status);
  2847. netif_stop_queue(card->dev);
  2848. qeth_schedule_recovery(card);
  2849. return;
  2850. }
  2851. }
  2852. if (card->options.performance_stats) {
  2853. card->perf_stats.outbound_handler_cnt++;
  2854. card->perf_stats.outbound_handler_start_time =
  2855. qeth_get_micros();
  2856. }
  2857. for(i = first_element; i < (first_element + count); ++i){
  2858. buffer = &queue->bufs[i % QDIO_MAX_BUFFERS_PER_Q];
  2859. /*we only handle the KICK_IT error by doing a recovery */
  2860. if (qeth_handle_send_error(card, buffer,
  2861. qdio_error, siga_error)
  2862. == QETH_SEND_ERROR_KICK_IT){
  2863. netif_stop_queue(card->dev);
  2864. qeth_schedule_recovery(card);
  2865. return;
  2866. }
  2867. qeth_clear_output_buffer(queue, buffer);
  2868. }
  2869. atomic_sub(count, &queue->used_buffers);
  2870. /* check if we need to do something on this outbound queue */
  2871. if (card->info.type != QETH_CARD_TYPE_IQD)
  2872. qeth_check_outbound_queue(queue);
  2873. netif_wake_queue(queue->card->dev);
  2874. if (card->options.performance_stats)
  2875. card->perf_stats.outbound_handler_time += qeth_get_micros() -
  2876. card->perf_stats.outbound_handler_start_time;
  2877. }
  2878. static void
  2879. qeth_create_qib_param_field(struct qeth_card *card, char *param_field)
  2880. {
  2881. param_field[0] = _ascebc['P'];
  2882. param_field[1] = _ascebc['C'];
  2883. param_field[2] = _ascebc['I'];
  2884. param_field[3] = _ascebc['T'];
  2885. *((unsigned int *) (&param_field[4])) = QETH_PCI_THRESHOLD_A(card);
  2886. *((unsigned int *) (&param_field[8])) = QETH_PCI_THRESHOLD_B(card);
  2887. *((unsigned int *) (&param_field[12])) = QETH_PCI_TIMER_VALUE(card);
  2888. }
  2889. static void
  2890. qeth_create_qib_param_field_blkt(struct qeth_card *card, char *param_field)
  2891. {
  2892. param_field[16] = _ascebc['B'];
  2893. param_field[17] = _ascebc['L'];
  2894. param_field[18] = _ascebc['K'];
  2895. param_field[19] = _ascebc['T'];
  2896. *((unsigned int *) (&param_field[20])) = card->info.blkt.time_total;
  2897. *((unsigned int *) (&param_field[24])) = card->info.blkt.inter_packet;
  2898. *((unsigned int *) (&param_field[28])) = card->info.blkt.inter_packet_jumbo;
  2899. }
  2900. static void
  2901. qeth_initialize_working_pool_list(struct qeth_card *card)
  2902. {
  2903. struct qeth_buffer_pool_entry *entry;
  2904. QETH_DBF_TEXT(trace,5,"inwrklst");
  2905. list_for_each_entry(entry,
  2906. &card->qdio.init_pool.entry_list, init_list) {
  2907. qeth_put_buffer_pool_entry(card,entry);
  2908. }
  2909. }
  2910. static void
  2911. qeth_clear_working_pool_list(struct qeth_card *card)
  2912. {
  2913. struct qeth_buffer_pool_entry *pool_entry, *tmp;
  2914. QETH_DBF_TEXT(trace,5,"clwrklst");
  2915. list_for_each_entry_safe(pool_entry, tmp,
  2916. &card->qdio.in_buf_pool.entry_list, list){
  2917. list_del(&pool_entry->list);
  2918. }
  2919. }
  2920. static void
  2921. qeth_free_buffer_pool(struct qeth_card *card)
  2922. {
  2923. struct qeth_buffer_pool_entry *pool_entry, *tmp;
  2924. int i=0;
  2925. QETH_DBF_TEXT(trace,5,"freepool");
  2926. list_for_each_entry_safe(pool_entry, tmp,
  2927. &card->qdio.init_pool.entry_list, init_list){
  2928. for (i = 0; i < QETH_MAX_BUFFER_ELEMENTS(card); ++i)
  2929. free_page((unsigned long)pool_entry->elements[i]);
  2930. list_del(&pool_entry->init_list);
  2931. kfree(pool_entry);
  2932. }
  2933. }
  2934. static int
  2935. qeth_alloc_buffer_pool(struct qeth_card *card)
  2936. {
  2937. struct qeth_buffer_pool_entry *pool_entry;
  2938. void *ptr;
  2939. int i, j;
  2940. QETH_DBF_TEXT(trace,5,"alocpool");
  2941. for (i = 0; i < card->qdio.init_pool.buf_count; ++i){
  2942. pool_entry = kmalloc(sizeof(*pool_entry), GFP_KERNEL);
  2943. if (!pool_entry){
  2944. qeth_free_buffer_pool(card);
  2945. return -ENOMEM;
  2946. }
  2947. for(j = 0; j < QETH_MAX_BUFFER_ELEMENTS(card); ++j){
  2948. ptr = (void *) __get_free_page(GFP_KERNEL|GFP_DMA);
  2949. if (!ptr) {
  2950. while (j > 0)
  2951. free_page((unsigned long)
  2952. pool_entry->elements[--j]);
  2953. kfree(pool_entry);
  2954. qeth_free_buffer_pool(card);
  2955. return -ENOMEM;
  2956. }
  2957. pool_entry->elements[j] = ptr;
  2958. }
  2959. list_add(&pool_entry->init_list,
  2960. &card->qdio.init_pool.entry_list);
  2961. }
  2962. return 0;
  2963. }
  2964. int
  2965. qeth_realloc_buffer_pool(struct qeth_card *card, int bufcnt)
  2966. {
  2967. QETH_DBF_TEXT(trace, 2, "realcbp");
  2968. if ((card->state != CARD_STATE_DOWN) &&
  2969. (card->state != CARD_STATE_RECOVER))
  2970. return -EPERM;
  2971. /* TODO: steel/add buffers from/to a running card's buffer pool (?) */
  2972. qeth_clear_working_pool_list(card);
  2973. qeth_free_buffer_pool(card);
  2974. card->qdio.in_buf_pool.buf_count = bufcnt;
  2975. card->qdio.init_pool.buf_count = bufcnt;
  2976. return qeth_alloc_buffer_pool(card);
  2977. }
  2978. static int
  2979. qeth_alloc_qdio_buffers(struct qeth_card *card)
  2980. {
  2981. int i, j;
  2982. QETH_DBF_TEXT(setup, 2, "allcqdbf");
  2983. if (atomic_cmpxchg(&card->qdio.state, QETH_QDIO_UNINITIALIZED,
  2984. QETH_QDIO_ALLOCATED) != QETH_QDIO_UNINITIALIZED)
  2985. return 0;
  2986. card->qdio.in_q = kmalloc(sizeof(struct qeth_qdio_q),
  2987. GFP_KERNEL|GFP_DMA);
  2988. if (!card->qdio.in_q)
  2989. goto out_nomem;
  2990. QETH_DBF_TEXT(setup, 2, "inq");
  2991. QETH_DBF_HEX(setup, 2, &card->qdio.in_q, sizeof(void *));
  2992. memset(card->qdio.in_q, 0, sizeof(struct qeth_qdio_q));
  2993. /* give inbound qeth_qdio_buffers their qdio_buffers */
  2994. for (i = 0; i < QDIO_MAX_BUFFERS_PER_Q; ++i)
  2995. card->qdio.in_q->bufs[i].buffer =
  2996. &card->qdio.in_q->qdio_bufs[i];
  2997. /* inbound buffer pool */
  2998. if (qeth_alloc_buffer_pool(card))
  2999. goto out_freeinq;
  3000. /* outbound */
  3001. card->qdio.out_qs =
  3002. kmalloc(card->qdio.no_out_queues *
  3003. sizeof(struct qeth_qdio_out_q *), GFP_KERNEL);
  3004. if (!card->qdio.out_qs)
  3005. goto out_freepool;
  3006. for (i = 0; i < card->qdio.no_out_queues; ++i) {
  3007. card->qdio.out_qs[i] = kmalloc(sizeof(struct qeth_qdio_out_q),
  3008. GFP_KERNEL|GFP_DMA);
  3009. if (!card->qdio.out_qs[i])
  3010. goto out_freeoutq;
  3011. QETH_DBF_TEXT_(setup, 2, "outq %i", i);
  3012. QETH_DBF_HEX(setup, 2, &card->qdio.out_qs[i], sizeof(void *));
  3013. memset(card->qdio.out_qs[i], 0, sizeof(struct qeth_qdio_out_q));
  3014. card->qdio.out_qs[i]->queue_no = i;
  3015. /* give outbound qeth_qdio_buffers their qdio_buffers */
  3016. for (j = 0; j < QDIO_MAX_BUFFERS_PER_Q; ++j){
  3017. card->qdio.out_qs[i]->bufs[j].buffer =
  3018. &card->qdio.out_qs[i]->qdio_bufs[j];
  3019. skb_queue_head_init(&card->qdio.out_qs[i]->bufs[j].
  3020. skb_list);
  3021. lockdep_set_class(
  3022. &card->qdio.out_qs[i]->bufs[j].skb_list.lock,
  3023. &qdio_out_skb_queue_key);
  3024. INIT_LIST_HEAD(&card->qdio.out_qs[i]->bufs[j].ctx_list);
  3025. }
  3026. }
  3027. return 0;
  3028. out_freeoutq:
  3029. while (i > 0)
  3030. kfree(card->qdio.out_qs[--i]);
  3031. kfree(card->qdio.out_qs);
  3032. card->qdio.out_qs = NULL;
  3033. out_freepool:
  3034. qeth_free_buffer_pool(card);
  3035. out_freeinq:
  3036. kfree(card->qdio.in_q);
  3037. card->qdio.in_q = NULL;
  3038. out_nomem:
  3039. atomic_set(&card->qdio.state, QETH_QDIO_UNINITIALIZED);
  3040. return -ENOMEM;
  3041. }
  3042. static void
  3043. qeth_free_qdio_buffers(struct qeth_card *card)
  3044. {
  3045. int i, j;
  3046. QETH_DBF_TEXT(trace, 2, "freeqdbf");
  3047. if (atomic_xchg(&card->qdio.state, QETH_QDIO_UNINITIALIZED) ==
  3048. QETH_QDIO_UNINITIALIZED)
  3049. return;
  3050. kfree(card->qdio.in_q);
  3051. card->qdio.in_q = NULL;
  3052. /* inbound buffer pool */
  3053. qeth_free_buffer_pool(card);
  3054. /* free outbound qdio_qs */
  3055. if (card->qdio.out_qs) {
  3056. for (i = 0; i < card->qdio.no_out_queues; ++i) {
  3057. for (j = 0; j < QDIO_MAX_BUFFERS_PER_Q; ++j)
  3058. qeth_clear_output_buffer(card->qdio.out_qs[i],
  3059. &card->qdio.out_qs[i]->bufs[j]);
  3060. kfree(card->qdio.out_qs[i]);
  3061. }
  3062. kfree(card->qdio.out_qs);
  3063. card->qdio.out_qs = NULL;
  3064. }
  3065. }
  3066. static void
  3067. qeth_clear_qdio_buffers(struct qeth_card *card)
  3068. {
  3069. int i, j;
  3070. QETH_DBF_TEXT(trace, 2, "clearqdbf");
  3071. /* clear outbound buffers to free skbs */
  3072. for (i = 0; i < card->qdio.no_out_queues; ++i)
  3073. if (card->qdio.out_qs && card->qdio.out_qs[i]) {
  3074. for (j = 0; j < QDIO_MAX_BUFFERS_PER_Q; ++j)
  3075. qeth_clear_output_buffer(card->qdio.out_qs[i],
  3076. &card->qdio.out_qs[i]->bufs[j]);
  3077. }
  3078. }
  3079. static void
  3080. qeth_init_qdio_info(struct qeth_card *card)
  3081. {
  3082. QETH_DBF_TEXT(setup, 4, "intqdinf");
  3083. atomic_set(&card->qdio.state, QETH_QDIO_UNINITIALIZED);
  3084. /* inbound */
  3085. card->qdio.in_buf_size = QETH_IN_BUF_SIZE_DEFAULT;
  3086. card->qdio.init_pool.buf_count = QETH_IN_BUF_COUNT_DEFAULT;
  3087. card->qdio.in_buf_pool.buf_count = card->qdio.init_pool.buf_count;
  3088. INIT_LIST_HEAD(&card->qdio.in_buf_pool.entry_list);
  3089. INIT_LIST_HEAD(&card->qdio.init_pool.entry_list);
  3090. }
  3091. static int
  3092. qeth_init_qdio_queues(struct qeth_card *card)
  3093. {
  3094. int i, j;
  3095. int rc;
  3096. QETH_DBF_TEXT(setup, 2, "initqdqs");
  3097. /* inbound queue */
  3098. memset(card->qdio.in_q->qdio_bufs, 0,
  3099. QDIO_MAX_BUFFERS_PER_Q * sizeof(struct qdio_buffer));
  3100. qeth_initialize_working_pool_list(card);
  3101. /*give only as many buffers to hardware as we have buffer pool entries*/
  3102. for (i = 0; i < card->qdio.in_buf_pool.buf_count - 1; ++i)
  3103. qeth_init_input_buffer(card, &card->qdio.in_q->bufs[i]);
  3104. card->qdio.in_q->next_buf_to_init = card->qdio.in_buf_pool.buf_count - 1;
  3105. rc = do_QDIO(CARD_DDEV(card), QDIO_FLAG_SYNC_INPUT, 0, 0,
  3106. card->qdio.in_buf_pool.buf_count - 1, NULL);
  3107. if (rc) {
  3108. QETH_DBF_TEXT_(setup, 2, "1err%d", rc);
  3109. return rc;
  3110. }
  3111. rc = qdio_synchronize(CARD_DDEV(card), QDIO_FLAG_SYNC_INPUT, 0);
  3112. if (rc) {
  3113. QETH_DBF_TEXT_(setup, 2, "2err%d", rc);
  3114. return rc;
  3115. }
  3116. /* outbound queue */
  3117. for (i = 0; i < card->qdio.no_out_queues; ++i){
  3118. memset(card->qdio.out_qs[i]->qdio_bufs, 0,
  3119. QDIO_MAX_BUFFERS_PER_Q * sizeof(struct qdio_buffer));
  3120. for (j = 0; j < QDIO_MAX_BUFFERS_PER_Q; ++j){
  3121. qeth_clear_output_buffer(card->qdio.out_qs[i],
  3122. &card->qdio.out_qs[i]->bufs[j]);
  3123. }
  3124. card->qdio.out_qs[i]->card = card;
  3125. card->qdio.out_qs[i]->next_buf_to_fill = 0;
  3126. card->qdio.out_qs[i]->do_pack = 0;
  3127. atomic_set(&card->qdio.out_qs[i]->used_buffers,0);
  3128. atomic_set(&card->qdio.out_qs[i]->set_pci_flags_count, 0);
  3129. atomic_set(&card->qdio.out_qs[i]->state,
  3130. QETH_OUT_Q_UNLOCKED);
  3131. }
  3132. return 0;
  3133. }
  3134. static int
  3135. qeth_qdio_establish(struct qeth_card *card)
  3136. {
  3137. struct qdio_initialize init_data;
  3138. char *qib_param_field;
  3139. struct qdio_buffer **in_sbal_ptrs;
  3140. struct qdio_buffer **out_sbal_ptrs;
  3141. int i, j, k;
  3142. int rc = 0;
  3143. QETH_DBF_TEXT(setup, 2, "qdioest");
  3144. qib_param_field = kzalloc(QDIO_MAX_BUFFERS_PER_Q * sizeof(char),
  3145. GFP_KERNEL);
  3146. if (!qib_param_field)
  3147. return -ENOMEM;
  3148. qeth_create_qib_param_field(card, qib_param_field);
  3149. qeth_create_qib_param_field_blkt(card, qib_param_field);
  3150. in_sbal_ptrs = kmalloc(QDIO_MAX_BUFFERS_PER_Q * sizeof(void *),
  3151. GFP_KERNEL);
  3152. if (!in_sbal_ptrs) {
  3153. kfree(qib_param_field);
  3154. return -ENOMEM;
  3155. }
  3156. for(i = 0; i < QDIO_MAX_BUFFERS_PER_Q; ++i)
  3157. in_sbal_ptrs[i] = (struct qdio_buffer *)
  3158. virt_to_phys(card->qdio.in_q->bufs[i].buffer);
  3159. out_sbal_ptrs =
  3160. kmalloc(card->qdio.no_out_queues * QDIO_MAX_BUFFERS_PER_Q *
  3161. sizeof(void *), GFP_KERNEL);
  3162. if (!out_sbal_ptrs) {
  3163. kfree(in_sbal_ptrs);
  3164. kfree(qib_param_field);
  3165. return -ENOMEM;
  3166. }
  3167. for(i = 0, k = 0; i < card->qdio.no_out_queues; ++i)
  3168. for(j = 0; j < QDIO_MAX_BUFFERS_PER_Q; ++j, ++k){
  3169. out_sbal_ptrs[k] = (struct qdio_buffer *)
  3170. virt_to_phys(card->qdio.out_qs[i]->
  3171. bufs[j].buffer);
  3172. }
  3173. memset(&init_data, 0, sizeof(struct qdio_initialize));
  3174. init_data.cdev = CARD_DDEV(card);
  3175. init_data.q_format = qeth_get_qdio_q_format(card);
  3176. init_data.qib_param_field_format = 0;
  3177. init_data.qib_param_field = qib_param_field;
  3178. init_data.min_input_threshold = QETH_MIN_INPUT_THRESHOLD;
  3179. init_data.max_input_threshold = QETH_MAX_INPUT_THRESHOLD;
  3180. init_data.min_output_threshold = QETH_MIN_OUTPUT_THRESHOLD;
  3181. init_data.max_output_threshold = QETH_MAX_OUTPUT_THRESHOLD;
  3182. init_data.no_input_qs = 1;
  3183. init_data.no_output_qs = card->qdio.no_out_queues;
  3184. init_data.input_handler = (qdio_handler_t *)
  3185. qeth_qdio_input_handler;
  3186. init_data.output_handler = (qdio_handler_t *)
  3187. qeth_qdio_output_handler;
  3188. init_data.int_parm = (unsigned long) card;
  3189. init_data.flags = QDIO_INBOUND_0COPY_SBALS |
  3190. QDIO_OUTBOUND_0COPY_SBALS |
  3191. QDIO_USE_OUTBOUND_PCIS;
  3192. init_data.input_sbal_addr_array = (void **) in_sbal_ptrs;
  3193. init_data.output_sbal_addr_array = (void **) out_sbal_ptrs;
  3194. if (atomic_cmpxchg(&card->qdio.state, QETH_QDIO_ALLOCATED,
  3195. QETH_QDIO_ESTABLISHED) == QETH_QDIO_ALLOCATED)
  3196. if ((rc = qdio_initialize(&init_data)))
  3197. atomic_set(&card->qdio.state, QETH_QDIO_ALLOCATED);
  3198. kfree(out_sbal_ptrs);
  3199. kfree(in_sbal_ptrs);
  3200. kfree(qib_param_field);
  3201. return rc;
  3202. }
  3203. static int
  3204. qeth_qdio_activate(struct qeth_card *card)
  3205. {
  3206. QETH_DBF_TEXT(setup,3,"qdioact");
  3207. return qdio_activate(CARD_DDEV(card), 0);
  3208. }
  3209. static int
  3210. qeth_clear_channel(struct qeth_channel *channel)
  3211. {
  3212. unsigned long flags;
  3213. struct qeth_card *card;
  3214. int rc;
  3215. QETH_DBF_TEXT(trace,3,"clearch");
  3216. card = CARD_FROM_CDEV(channel->ccwdev);
  3217. spin_lock_irqsave(get_ccwdev_lock(channel->ccwdev), flags);
  3218. rc = ccw_device_clear(channel->ccwdev, QETH_CLEAR_CHANNEL_PARM);
  3219. spin_unlock_irqrestore(get_ccwdev_lock(channel->ccwdev), flags);
  3220. if (rc)
  3221. return rc;
  3222. rc = wait_event_interruptible_timeout(card->wait_q,
  3223. channel->state==CH_STATE_STOPPED, QETH_TIMEOUT);
  3224. if (rc == -ERESTARTSYS)
  3225. return rc;
  3226. if (channel->state != CH_STATE_STOPPED)
  3227. return -ETIME;
  3228. channel->state = CH_STATE_DOWN;
  3229. return 0;
  3230. }
  3231. static int
  3232. qeth_halt_channel(struct qeth_channel *channel)
  3233. {
  3234. unsigned long flags;
  3235. struct qeth_card *card;
  3236. int rc;
  3237. QETH_DBF_TEXT(trace,3,"haltch");
  3238. card = CARD_FROM_CDEV(channel->ccwdev);
  3239. spin_lock_irqsave(get_ccwdev_lock(channel->ccwdev), flags);
  3240. rc = ccw_device_halt(channel->ccwdev, QETH_HALT_CHANNEL_PARM);
  3241. spin_unlock_irqrestore(get_ccwdev_lock(channel->ccwdev), flags);
  3242. if (rc)
  3243. return rc;
  3244. rc = wait_event_interruptible_timeout(card->wait_q,
  3245. channel->state==CH_STATE_HALTED, QETH_TIMEOUT);
  3246. if (rc == -ERESTARTSYS)
  3247. return rc;
  3248. if (channel->state != CH_STATE_HALTED)
  3249. return -ETIME;
  3250. return 0;
  3251. }
  3252. static int
  3253. qeth_halt_channels(struct qeth_card *card)
  3254. {
  3255. int rc1 = 0, rc2=0, rc3 = 0;
  3256. QETH_DBF_TEXT(trace,3,"haltchs");
  3257. rc1 = qeth_halt_channel(&card->read);
  3258. rc2 = qeth_halt_channel(&card->write);
  3259. rc3 = qeth_halt_channel(&card->data);
  3260. if (rc1)
  3261. return rc1;
  3262. if (rc2)
  3263. return rc2;
  3264. return rc3;
  3265. }
  3266. static int
  3267. qeth_clear_channels(struct qeth_card *card)
  3268. {
  3269. int rc1 = 0, rc2=0, rc3 = 0;
  3270. QETH_DBF_TEXT(trace,3,"clearchs");
  3271. rc1 = qeth_clear_channel(&card->read);
  3272. rc2 = qeth_clear_channel(&card->write);
  3273. rc3 = qeth_clear_channel(&card->data);
  3274. if (rc1)
  3275. return rc1;
  3276. if (rc2)
  3277. return rc2;
  3278. return rc3;
  3279. }
  3280. static int
  3281. qeth_clear_halt_card(struct qeth_card *card, int halt)
  3282. {
  3283. int rc = 0;
  3284. QETH_DBF_TEXT(trace,3,"clhacrd");
  3285. QETH_DBF_HEX(trace, 3, &card, sizeof(void *));
  3286. if (halt)
  3287. rc = qeth_halt_channels(card);
  3288. if (rc)
  3289. return rc;
  3290. return qeth_clear_channels(card);
  3291. }
  3292. static int
  3293. qeth_qdio_clear_card(struct qeth_card *card, int use_halt)
  3294. {
  3295. int rc = 0;
  3296. QETH_DBF_TEXT(trace,3,"qdioclr");
  3297. switch (atomic_cmpxchg(&card->qdio.state, QETH_QDIO_ESTABLISHED,
  3298. QETH_QDIO_CLEANING)) {
  3299. case QETH_QDIO_ESTABLISHED:
  3300. if ((rc = qdio_cleanup(CARD_DDEV(card),
  3301. (card->info.type == QETH_CARD_TYPE_IQD) ?
  3302. QDIO_FLAG_CLEANUP_USING_HALT :
  3303. QDIO_FLAG_CLEANUP_USING_CLEAR)))
  3304. QETH_DBF_TEXT_(trace, 3, "1err%d", rc);
  3305. atomic_set(&card->qdio.state, QETH_QDIO_ALLOCATED);
  3306. break;
  3307. case QETH_QDIO_CLEANING:
  3308. return rc;
  3309. default:
  3310. break;
  3311. }
  3312. if ((rc = qeth_clear_halt_card(card, use_halt)))
  3313. QETH_DBF_TEXT_(trace, 3, "2err%d", rc);
  3314. card->state = CARD_STATE_DOWN;
  3315. return rc;
  3316. }
  3317. static int
  3318. qeth_dm_act(struct qeth_card *card)
  3319. {
  3320. int rc;
  3321. struct qeth_cmd_buffer *iob;
  3322. QETH_DBF_TEXT(setup,2,"dmact");
  3323. iob = qeth_wait_for_buffer(&card->write);
  3324. memcpy(iob->data, DM_ACT, DM_ACT_SIZE);
  3325. memcpy(QETH_DM_ACT_DEST_ADDR(iob->data),
  3326. &card->token.cm_connection_r, QETH_MPC_TOKEN_LENGTH);
  3327. memcpy(QETH_DM_ACT_CONNECTION_TOKEN(iob->data),
  3328. &card->token.ulp_connection_r, QETH_MPC_TOKEN_LENGTH);
  3329. rc = qeth_send_control_data(card, DM_ACT_SIZE, iob, NULL, NULL);
  3330. return rc;
  3331. }
  3332. static int
  3333. qeth_mpc_initialize(struct qeth_card *card)
  3334. {
  3335. int rc;
  3336. QETH_DBF_TEXT(setup,2,"mpcinit");
  3337. if ((rc = qeth_issue_next_read(card))){
  3338. QETH_DBF_TEXT_(setup, 2, "1err%d", rc);
  3339. return rc;
  3340. }
  3341. if ((rc = qeth_cm_enable(card))){
  3342. QETH_DBF_TEXT_(setup, 2, "2err%d", rc);
  3343. goto out_qdio;
  3344. }
  3345. if ((rc = qeth_cm_setup(card))){
  3346. QETH_DBF_TEXT_(setup, 2, "3err%d", rc);
  3347. goto out_qdio;
  3348. }
  3349. if ((rc = qeth_ulp_enable(card))){
  3350. QETH_DBF_TEXT_(setup, 2, "4err%d", rc);
  3351. goto out_qdio;
  3352. }
  3353. if ((rc = qeth_ulp_setup(card))){
  3354. QETH_DBF_TEXT_(setup, 2, "5err%d", rc);
  3355. goto out_qdio;
  3356. }
  3357. if ((rc = qeth_alloc_qdio_buffers(card))){
  3358. QETH_DBF_TEXT_(setup, 2, "5err%d", rc);
  3359. goto out_qdio;
  3360. }
  3361. if ((rc = qeth_qdio_establish(card))){
  3362. QETH_DBF_TEXT_(setup, 2, "6err%d", rc);
  3363. qeth_free_qdio_buffers(card);
  3364. goto out_qdio;
  3365. }
  3366. if ((rc = qeth_qdio_activate(card))){
  3367. QETH_DBF_TEXT_(setup, 2, "7err%d", rc);
  3368. goto out_qdio;
  3369. }
  3370. if ((rc = qeth_dm_act(card))){
  3371. QETH_DBF_TEXT_(setup, 2, "8err%d", rc);
  3372. goto out_qdio;
  3373. }
  3374. return 0;
  3375. out_qdio:
  3376. qeth_qdio_clear_card(card, card->info.type!=QETH_CARD_TYPE_IQD);
  3377. return rc;
  3378. }
  3379. static struct net_device *
  3380. qeth_get_netdevice(enum qeth_card_types type, enum qeth_link_types linktype)
  3381. {
  3382. struct net_device *dev = NULL;
  3383. switch (type) {
  3384. case QETH_CARD_TYPE_OSAE:
  3385. switch (linktype) {
  3386. case QETH_LINK_TYPE_LANE_TR:
  3387. case QETH_LINK_TYPE_HSTR:
  3388. #ifdef CONFIG_TR
  3389. dev = alloc_trdev(0);
  3390. #endif /* CONFIG_TR */
  3391. break;
  3392. default:
  3393. dev = alloc_etherdev(0);
  3394. }
  3395. break;
  3396. case QETH_CARD_TYPE_IQD:
  3397. dev = alloc_netdev(0, "hsi%d", ether_setup);
  3398. break;
  3399. case QETH_CARD_TYPE_OSN:
  3400. dev = alloc_netdev(0, "osn%d", ether_setup);
  3401. break;
  3402. default:
  3403. dev = alloc_etherdev(0);
  3404. }
  3405. return dev;
  3406. }
  3407. /*hard_header fake function; used in case fake_ll is set */
  3408. static int
  3409. qeth_fake_header(struct sk_buff *skb, struct net_device *dev,
  3410. unsigned short type, void *daddr, void *saddr,
  3411. unsigned len)
  3412. {
  3413. if(dev->type == ARPHRD_IEEE802_TR){
  3414. struct trh_hdr *hdr;
  3415. hdr = (struct trh_hdr *)skb_push(skb, QETH_FAKE_LL_LEN_TR);
  3416. memcpy(hdr->saddr, dev->dev_addr, TR_ALEN);
  3417. memcpy(hdr->daddr, "FAKELL", TR_ALEN);
  3418. return QETH_FAKE_LL_LEN_TR;
  3419. } else {
  3420. struct ethhdr *hdr;
  3421. hdr = (struct ethhdr *)skb_push(skb, QETH_FAKE_LL_LEN_ETH);
  3422. memcpy(hdr->h_source, dev->dev_addr, ETH_ALEN);
  3423. memcpy(hdr->h_dest, "FAKELL", ETH_ALEN);
  3424. if (type != ETH_P_802_3)
  3425. hdr->h_proto = htons(type);
  3426. else
  3427. hdr->h_proto = htons(len);
  3428. return QETH_FAKE_LL_LEN_ETH;
  3429. }
  3430. }
  3431. static int
  3432. qeth_send_packet(struct qeth_card *, struct sk_buff *);
  3433. static int
  3434. qeth_hard_start_xmit(struct sk_buff *skb, struct net_device *dev)
  3435. {
  3436. int rc;
  3437. struct qeth_card *card;
  3438. QETH_DBF_TEXT(trace, 6, "hrdstxmi");
  3439. card = (struct qeth_card *)dev->priv;
  3440. if (skb==NULL) {
  3441. card->stats.tx_dropped++;
  3442. card->stats.tx_errors++;
  3443. /* return OK; otherwise ksoftirqd goes to 100% */
  3444. return NETDEV_TX_OK;
  3445. }
  3446. if ((card->state != CARD_STATE_UP) || !card->lan_online) {
  3447. card->stats.tx_dropped++;
  3448. card->stats.tx_errors++;
  3449. card->stats.tx_carrier_errors++;
  3450. dev_kfree_skb_any(skb);
  3451. /* return OK; otherwise ksoftirqd goes to 100% */
  3452. return NETDEV_TX_OK;
  3453. }
  3454. if (card->options.performance_stats) {
  3455. card->perf_stats.outbound_cnt++;
  3456. card->perf_stats.outbound_start_time = qeth_get_micros();
  3457. }
  3458. netif_stop_queue(dev);
  3459. if ((rc = qeth_send_packet(card, skb))) {
  3460. if (rc == -EBUSY) {
  3461. return NETDEV_TX_BUSY;
  3462. } else {
  3463. card->stats.tx_errors++;
  3464. card->stats.tx_dropped++;
  3465. dev_kfree_skb_any(skb);
  3466. /*set to OK; otherwise ksoftirqd goes to 100% */
  3467. rc = NETDEV_TX_OK;
  3468. }
  3469. }
  3470. netif_wake_queue(dev);
  3471. if (card->options.performance_stats)
  3472. card->perf_stats.outbound_time += qeth_get_micros() -
  3473. card->perf_stats.outbound_start_time;
  3474. return rc;
  3475. }
  3476. static int
  3477. qeth_verify_vlan_dev(struct net_device *dev, struct qeth_card *card)
  3478. {
  3479. int rc = 0;
  3480. #ifdef CONFIG_QETH_VLAN
  3481. struct vlan_group *vg;
  3482. int i;
  3483. if (!(vg = card->vlangrp))
  3484. return rc;
  3485. for (i = 0; i < VLAN_GROUP_ARRAY_LEN; i++){
  3486. if (vlan_group_get_device(vg, i) == dev){
  3487. rc = QETH_VLAN_CARD;
  3488. break;
  3489. }
  3490. }
  3491. if (rc && !(VLAN_DEV_INFO(dev)->real_dev->priv == (void *)card))
  3492. return 0;
  3493. #endif
  3494. return rc;
  3495. }
  3496. static int
  3497. qeth_verify_dev(struct net_device *dev)
  3498. {
  3499. struct qeth_card *card;
  3500. unsigned long flags;
  3501. int rc = 0;
  3502. read_lock_irqsave(&qeth_card_list.rwlock, flags);
  3503. list_for_each_entry(card, &qeth_card_list.list, list){
  3504. if (card->dev == dev){
  3505. rc = QETH_REAL_CARD;
  3506. break;
  3507. }
  3508. rc = qeth_verify_vlan_dev(dev, card);
  3509. if (rc)
  3510. break;
  3511. }
  3512. read_unlock_irqrestore(&qeth_card_list.rwlock, flags);
  3513. return rc;
  3514. }
  3515. static struct qeth_card *
  3516. qeth_get_card_from_dev(struct net_device *dev)
  3517. {
  3518. struct qeth_card *card = NULL;
  3519. int rc;
  3520. rc = qeth_verify_dev(dev);
  3521. if (rc == QETH_REAL_CARD)
  3522. card = (struct qeth_card *)dev->priv;
  3523. else if (rc == QETH_VLAN_CARD)
  3524. card = (struct qeth_card *)
  3525. VLAN_DEV_INFO(dev)->real_dev->priv;
  3526. QETH_DBF_TEXT_(trace, 4, "%d", rc);
  3527. return card ;
  3528. }
  3529. static void
  3530. qeth_tx_timeout(struct net_device *dev)
  3531. {
  3532. struct qeth_card *card;
  3533. card = (struct qeth_card *) dev->priv;
  3534. card->stats.tx_errors++;
  3535. qeth_schedule_recovery(card);
  3536. }
  3537. static int
  3538. qeth_open(struct net_device *dev)
  3539. {
  3540. struct qeth_card *card;
  3541. QETH_DBF_TEXT(trace, 4, "qethopen");
  3542. card = (struct qeth_card *) dev->priv;
  3543. if (card->state != CARD_STATE_SOFTSETUP)
  3544. return -ENODEV;
  3545. if ( (card->info.type != QETH_CARD_TYPE_OSN) &&
  3546. (card->options.layer2) &&
  3547. (!(card->info.mac_bits & QETH_LAYER2_MAC_REGISTERED))) {
  3548. QETH_DBF_TEXT(trace,4,"nomacadr");
  3549. return -EPERM;
  3550. }
  3551. card->data.state = CH_STATE_UP;
  3552. card->state = CARD_STATE_UP;
  3553. card->dev->flags |= IFF_UP;
  3554. netif_start_queue(dev);
  3555. if (!card->lan_online && netif_carrier_ok(dev))
  3556. netif_carrier_off(dev);
  3557. return 0;
  3558. }
  3559. static int
  3560. qeth_stop(struct net_device *dev)
  3561. {
  3562. struct qeth_card *card;
  3563. QETH_DBF_TEXT(trace, 4, "qethstop");
  3564. card = (struct qeth_card *) dev->priv;
  3565. netif_tx_disable(dev);
  3566. card->dev->flags &= ~IFF_UP;
  3567. if (card->state == CARD_STATE_UP)
  3568. card->state = CARD_STATE_SOFTSETUP;
  3569. return 0;
  3570. }
  3571. static int
  3572. qeth_get_cast_type(struct qeth_card *card, struct sk_buff *skb)
  3573. {
  3574. int cast_type = RTN_UNSPEC;
  3575. if (card->info.type == QETH_CARD_TYPE_OSN)
  3576. return cast_type;
  3577. if (skb->dst && skb->dst->neighbour){
  3578. cast_type = skb->dst->neighbour->type;
  3579. if ((cast_type == RTN_BROADCAST) ||
  3580. (cast_type == RTN_MULTICAST) ||
  3581. (cast_type == RTN_ANYCAST))
  3582. return cast_type;
  3583. else
  3584. return RTN_UNSPEC;
  3585. }
  3586. /* try something else */
  3587. if (skb->protocol == ETH_P_IPV6)
  3588. return (skb_network_header(skb)[24] == 0xff) ?
  3589. RTN_MULTICAST : 0;
  3590. else if (skb->protocol == ETH_P_IP)
  3591. return ((skb_network_header(skb)[16] & 0xf0) == 0xe0) ?
  3592. RTN_MULTICAST : 0;
  3593. /* ... */
  3594. if (!memcmp(skb->data, skb->dev->broadcast, 6))
  3595. return RTN_BROADCAST;
  3596. else {
  3597. u16 hdr_mac;
  3598. hdr_mac = *((u16 *)skb->data);
  3599. /* tr multicast? */
  3600. switch (card->info.link_type) {
  3601. case QETH_LINK_TYPE_HSTR:
  3602. case QETH_LINK_TYPE_LANE_TR:
  3603. if ((hdr_mac == QETH_TR_MAC_NC) ||
  3604. (hdr_mac == QETH_TR_MAC_C))
  3605. return RTN_MULTICAST;
  3606. break;
  3607. /* eth or so multicast? */
  3608. default:
  3609. if ((hdr_mac == QETH_ETH_MAC_V4) ||
  3610. (hdr_mac == QETH_ETH_MAC_V6))
  3611. return RTN_MULTICAST;
  3612. }
  3613. }
  3614. return cast_type;
  3615. }
  3616. static int
  3617. qeth_get_priority_queue(struct qeth_card *card, struct sk_buff *skb,
  3618. int ipv, int cast_type)
  3619. {
  3620. if (!ipv && (card->info.type == QETH_CARD_TYPE_OSAE))
  3621. return card->qdio.default_out_queue;
  3622. switch (card->qdio.no_out_queues) {
  3623. case 4:
  3624. if (cast_type && card->info.is_multicast_different)
  3625. return card->info.is_multicast_different &
  3626. (card->qdio.no_out_queues - 1);
  3627. if (card->qdio.do_prio_queueing && (ipv == 4)) {
  3628. const u8 tos = ip_hdr(skb)->tos;
  3629. if (card->qdio.do_prio_queueing==QETH_PRIO_Q_ING_TOS){
  3630. if (tos & IP_TOS_NOTIMPORTANT)
  3631. return 3;
  3632. if (tos & IP_TOS_HIGHRELIABILITY)
  3633. return 2;
  3634. if (tos & IP_TOS_HIGHTHROUGHPUT)
  3635. return 1;
  3636. if (tos & IP_TOS_LOWDELAY)
  3637. return 0;
  3638. }
  3639. if (card->qdio.do_prio_queueing==QETH_PRIO_Q_ING_PREC)
  3640. return 3 - (tos >> 6);
  3641. } else if (card->qdio.do_prio_queueing && (ipv == 6)) {
  3642. /* TODO: IPv6!!! */
  3643. }
  3644. return card->qdio.default_out_queue;
  3645. case 1: /* fallthrough for single-out-queue 1920-device */
  3646. default:
  3647. return card->qdio.default_out_queue;
  3648. }
  3649. }
  3650. static inline int
  3651. qeth_get_ip_version(struct sk_buff *skb)
  3652. {
  3653. switch (skb->protocol) {
  3654. case ETH_P_IPV6:
  3655. return 6;
  3656. case ETH_P_IP:
  3657. return 4;
  3658. default:
  3659. return 0;
  3660. }
  3661. }
  3662. static struct qeth_hdr *
  3663. __qeth_prepare_skb(struct qeth_card *card, struct sk_buff *skb, int ipv)
  3664. {
  3665. #ifdef CONFIG_QETH_VLAN
  3666. u16 *tag;
  3667. if (card->vlangrp && vlan_tx_tag_present(skb) &&
  3668. ((ipv == 6) || card->options.layer2) ) {
  3669. /*
  3670. * Move the mac addresses (6 bytes src, 6 bytes dest)
  3671. * to the beginning of the new header. We are using three
  3672. * memcpys instead of one memmove to save cycles.
  3673. */
  3674. skb_push(skb, VLAN_HLEN);
  3675. skb_copy_to_linear_data(skb, skb->data + 4, 4);
  3676. skb_copy_to_linear_data_offset(skb, 4, skb->data + 8, 4);
  3677. skb_copy_to_linear_data_offset(skb, 8, skb->data + 12, 4);
  3678. tag = (u16 *)(skb->data + 12);
  3679. /*
  3680. * first two bytes = ETH_P_8021Q (0x8100)
  3681. * second two bytes = VLANID
  3682. */
  3683. *tag = __constant_htons(ETH_P_8021Q);
  3684. *(tag + 1) = htons(vlan_tx_tag_get(skb));
  3685. }
  3686. #endif
  3687. return ((struct qeth_hdr *)
  3688. qeth_push_skb(card, skb, sizeof(struct qeth_hdr)));
  3689. }
  3690. static void
  3691. __qeth_free_new_skb(struct sk_buff *orig_skb, struct sk_buff *new_skb)
  3692. {
  3693. if (orig_skb != new_skb)
  3694. dev_kfree_skb_any(new_skb);
  3695. }
  3696. static struct sk_buff *
  3697. qeth_prepare_skb(struct qeth_card *card, struct sk_buff *skb,
  3698. struct qeth_hdr **hdr, int ipv)
  3699. {
  3700. struct sk_buff *new_skb, *new_skb2;
  3701. QETH_DBF_TEXT(trace, 6, "prepskb");
  3702. new_skb = skb;
  3703. new_skb = qeth_pskb_unshare(skb, GFP_ATOMIC);
  3704. if (!new_skb)
  3705. return NULL;
  3706. new_skb2 = qeth_realloc_headroom(card, new_skb,
  3707. sizeof(struct qeth_hdr));
  3708. if (!new_skb2) {
  3709. __qeth_free_new_skb(skb, new_skb);
  3710. return NULL;
  3711. }
  3712. if (new_skb != skb)
  3713. __qeth_free_new_skb(new_skb2, new_skb);
  3714. new_skb = new_skb2;
  3715. *hdr = __qeth_prepare_skb(card, new_skb, ipv);
  3716. if (*hdr == NULL) {
  3717. __qeth_free_new_skb(skb, new_skb);
  3718. return NULL;
  3719. }
  3720. return new_skb;
  3721. }
  3722. static inline u8
  3723. qeth_get_qeth_hdr_flags4(int cast_type)
  3724. {
  3725. if (cast_type == RTN_MULTICAST)
  3726. return QETH_CAST_MULTICAST;
  3727. if (cast_type == RTN_BROADCAST)
  3728. return QETH_CAST_BROADCAST;
  3729. return QETH_CAST_UNICAST;
  3730. }
  3731. static inline u8
  3732. qeth_get_qeth_hdr_flags6(int cast_type)
  3733. {
  3734. u8 ct = QETH_HDR_PASSTHRU | QETH_HDR_IPV6;
  3735. if (cast_type == RTN_MULTICAST)
  3736. return ct | QETH_CAST_MULTICAST;
  3737. if (cast_type == RTN_ANYCAST)
  3738. return ct | QETH_CAST_ANYCAST;
  3739. if (cast_type == RTN_BROADCAST)
  3740. return ct | QETH_CAST_BROADCAST;
  3741. return ct | QETH_CAST_UNICAST;
  3742. }
  3743. static void
  3744. qeth_layer2_get_packet_type(struct qeth_card *card, struct qeth_hdr *hdr,
  3745. struct sk_buff *skb)
  3746. {
  3747. __u16 hdr_mac;
  3748. if (!memcmp(skb->data+QETH_HEADER_SIZE,
  3749. skb->dev->broadcast,6)) { /* broadcast? */
  3750. *(__u32 *)hdr->hdr.l2.flags |=
  3751. QETH_LAYER2_FLAG_BROADCAST << 8;
  3752. return;
  3753. }
  3754. hdr_mac=*((__u16*)skb->data);
  3755. /* tr multicast? */
  3756. switch (card->info.link_type) {
  3757. case QETH_LINK_TYPE_HSTR:
  3758. case QETH_LINK_TYPE_LANE_TR:
  3759. if ((hdr_mac == QETH_TR_MAC_NC) ||
  3760. (hdr_mac == QETH_TR_MAC_C) )
  3761. *(__u32 *)hdr->hdr.l2.flags |=
  3762. QETH_LAYER2_FLAG_MULTICAST << 8;
  3763. else
  3764. *(__u32 *)hdr->hdr.l2.flags |=
  3765. QETH_LAYER2_FLAG_UNICAST << 8;
  3766. break;
  3767. /* eth or so multicast? */
  3768. default:
  3769. if ( (hdr_mac==QETH_ETH_MAC_V4) ||
  3770. (hdr_mac==QETH_ETH_MAC_V6) )
  3771. *(__u32 *)hdr->hdr.l2.flags |=
  3772. QETH_LAYER2_FLAG_MULTICAST << 8;
  3773. else
  3774. *(__u32 *)hdr->hdr.l2.flags |=
  3775. QETH_LAYER2_FLAG_UNICAST << 8;
  3776. }
  3777. }
  3778. static void
  3779. qeth_layer2_fill_header(struct qeth_card *card, struct qeth_hdr *hdr,
  3780. struct sk_buff *skb, int cast_type)
  3781. {
  3782. memset(hdr, 0, sizeof(struct qeth_hdr));
  3783. hdr->hdr.l2.id = QETH_HEADER_TYPE_LAYER2;
  3784. /* set byte 0 to "0x02" and byte 3 to casting flags */
  3785. if (cast_type==RTN_MULTICAST)
  3786. *(__u32 *)hdr->hdr.l2.flags |= QETH_LAYER2_FLAG_MULTICAST << 8;
  3787. else if (cast_type==RTN_BROADCAST)
  3788. *(__u32 *)hdr->hdr.l2.flags |= QETH_LAYER2_FLAG_BROADCAST << 8;
  3789. else
  3790. qeth_layer2_get_packet_type(card, hdr, skb);
  3791. hdr->hdr.l2.pkt_length = skb->len-QETH_HEADER_SIZE;
  3792. #ifdef CONFIG_QETH_VLAN
  3793. /* VSWITCH relies on the VLAN
  3794. * information to be present in
  3795. * the QDIO header */
  3796. if ((card->vlangrp != NULL) &&
  3797. vlan_tx_tag_present(skb)) {
  3798. *(__u32 *)hdr->hdr.l2.flags |= QETH_LAYER2_FLAG_VLAN << 8;
  3799. hdr->hdr.l2.vlan_id = vlan_tx_tag_get(skb);
  3800. }
  3801. #endif
  3802. }
  3803. void
  3804. qeth_fill_header(struct qeth_card *card, struct qeth_hdr *hdr,
  3805. struct sk_buff *skb, int ipv, int cast_type)
  3806. {
  3807. QETH_DBF_TEXT(trace, 6, "fillhdr");
  3808. memset(hdr, 0, sizeof(struct qeth_hdr));
  3809. if (card->options.layer2) {
  3810. qeth_layer2_fill_header(card, hdr, skb, cast_type);
  3811. return;
  3812. }
  3813. hdr->hdr.l3.id = QETH_HEADER_TYPE_LAYER3;
  3814. hdr->hdr.l3.ext_flags = 0;
  3815. #ifdef CONFIG_QETH_VLAN
  3816. /*
  3817. * before we're going to overwrite this location with next hop ip.
  3818. * v6 uses passthrough, v4 sets the tag in the QDIO header.
  3819. */
  3820. if (card->vlangrp && vlan_tx_tag_present(skb)) {
  3821. hdr->hdr.l3.ext_flags = (ipv == 4) ?
  3822. QETH_HDR_EXT_VLAN_FRAME :
  3823. QETH_HDR_EXT_INCLUDE_VLAN_TAG;
  3824. hdr->hdr.l3.vlan_id = vlan_tx_tag_get(skb);
  3825. }
  3826. #endif /* CONFIG_QETH_VLAN */
  3827. hdr->hdr.l3.length = skb->len - sizeof(struct qeth_hdr);
  3828. if (ipv == 4) { /* IPv4 */
  3829. hdr->hdr.l3.flags = qeth_get_qeth_hdr_flags4(cast_type);
  3830. memset(hdr->hdr.l3.dest_addr, 0, 12);
  3831. if ((skb->dst) && (skb->dst->neighbour)) {
  3832. *((u32 *) (&hdr->hdr.l3.dest_addr[12])) =
  3833. *((u32 *) skb->dst->neighbour->primary_key);
  3834. } else {
  3835. /* fill in destination address used in ip header */
  3836. *((u32 *)(&hdr->hdr.l3.dest_addr[12])) =
  3837. ip_hdr(skb)->daddr;
  3838. }
  3839. } else if (ipv == 6) { /* IPv6 or passthru */
  3840. hdr->hdr.l3.flags = qeth_get_qeth_hdr_flags6(cast_type);
  3841. if ((skb->dst) && (skb->dst->neighbour)) {
  3842. memcpy(hdr->hdr.l3.dest_addr,
  3843. skb->dst->neighbour->primary_key, 16);
  3844. } else {
  3845. /* fill in destination address used in ip header */
  3846. memcpy(hdr->hdr.l3.dest_addr,
  3847. &ipv6_hdr(skb)->daddr, 16);
  3848. }
  3849. } else { /* passthrough */
  3850. if((skb->dev->type == ARPHRD_IEEE802_TR) &&
  3851. !memcmp(skb->data + sizeof(struct qeth_hdr) +
  3852. sizeof(__u16), skb->dev->broadcast, 6)) {
  3853. hdr->hdr.l3.flags = QETH_CAST_BROADCAST |
  3854. QETH_HDR_PASSTHRU;
  3855. } else if (!memcmp(skb->data + sizeof(struct qeth_hdr),
  3856. skb->dev->broadcast, 6)) { /* broadcast? */
  3857. hdr->hdr.l3.flags = QETH_CAST_BROADCAST |
  3858. QETH_HDR_PASSTHRU;
  3859. } else {
  3860. hdr->hdr.l3.flags = (cast_type == RTN_MULTICAST) ?
  3861. QETH_CAST_MULTICAST | QETH_HDR_PASSTHRU :
  3862. QETH_CAST_UNICAST | QETH_HDR_PASSTHRU;
  3863. }
  3864. }
  3865. }
  3866. static void
  3867. __qeth_fill_buffer(struct sk_buff *skb, struct qdio_buffer *buffer,
  3868. int is_tso, int *next_element_to_fill)
  3869. {
  3870. int length = skb->len;
  3871. int length_here;
  3872. int element;
  3873. char *data;
  3874. int first_lap ;
  3875. element = *next_element_to_fill;
  3876. data = skb->data;
  3877. first_lap = (is_tso == 0 ? 1 : 0);
  3878. while (length > 0) {
  3879. /* length_here is the remaining amount of data in this page */
  3880. length_here = PAGE_SIZE - ((unsigned long) data % PAGE_SIZE);
  3881. if (length < length_here)
  3882. length_here = length;
  3883. buffer->element[element].addr = data;
  3884. buffer->element[element].length = length_here;
  3885. length -= length_here;
  3886. if (!length) {
  3887. if (first_lap)
  3888. buffer->element[element].flags = 0;
  3889. else
  3890. buffer->element[element].flags =
  3891. SBAL_FLAGS_LAST_FRAG;
  3892. } else {
  3893. if (first_lap)
  3894. buffer->element[element].flags =
  3895. SBAL_FLAGS_FIRST_FRAG;
  3896. else
  3897. buffer->element[element].flags =
  3898. SBAL_FLAGS_MIDDLE_FRAG;
  3899. }
  3900. data += length_here;
  3901. element++;
  3902. first_lap = 0;
  3903. }
  3904. *next_element_to_fill = element;
  3905. }
  3906. static int
  3907. qeth_fill_buffer(struct qeth_qdio_out_q *queue,
  3908. struct qeth_qdio_out_buffer *buf,
  3909. struct sk_buff *skb)
  3910. {
  3911. struct qdio_buffer *buffer;
  3912. struct qeth_hdr_tso *hdr;
  3913. int flush_cnt = 0, hdr_len, large_send = 0;
  3914. QETH_DBF_TEXT(trace, 6, "qdfillbf");
  3915. buffer = buf->buffer;
  3916. atomic_inc(&skb->users);
  3917. skb_queue_tail(&buf->skb_list, skb);
  3918. hdr = (struct qeth_hdr_tso *) skb->data;
  3919. /*check first on TSO ....*/
  3920. if (hdr->hdr.hdr.l3.id == QETH_HEADER_TYPE_TSO) {
  3921. int element = buf->next_element_to_fill;
  3922. hdr_len = sizeof(struct qeth_hdr_tso) + hdr->ext.dg_hdr_len;
  3923. /*fill first buffer entry only with header information */
  3924. buffer->element[element].addr = skb->data;
  3925. buffer->element[element].length = hdr_len;
  3926. buffer->element[element].flags = SBAL_FLAGS_FIRST_FRAG;
  3927. buf->next_element_to_fill++;
  3928. skb->data += hdr_len;
  3929. skb->len -= hdr_len;
  3930. large_send = 1;
  3931. }
  3932. if (skb_shinfo(skb)->nr_frags == 0)
  3933. __qeth_fill_buffer(skb, buffer, large_send,
  3934. (int *)&buf->next_element_to_fill);
  3935. else
  3936. __qeth_fill_buffer_frag(skb, buffer, large_send,
  3937. (int *)&buf->next_element_to_fill);
  3938. if (!queue->do_pack) {
  3939. QETH_DBF_TEXT(trace, 6, "fillbfnp");
  3940. /* set state to PRIMED -> will be flushed */
  3941. atomic_set(&buf->state, QETH_QDIO_BUF_PRIMED);
  3942. flush_cnt = 1;
  3943. } else {
  3944. QETH_DBF_TEXT(trace, 6, "fillbfpa");
  3945. if (queue->card->options.performance_stats)
  3946. queue->card->perf_stats.skbs_sent_pack++;
  3947. if (buf->next_element_to_fill >=
  3948. QETH_MAX_BUFFER_ELEMENTS(queue->card)) {
  3949. /*
  3950. * packed buffer if full -> set state PRIMED
  3951. * -> will be flushed
  3952. */
  3953. atomic_set(&buf->state, QETH_QDIO_BUF_PRIMED);
  3954. flush_cnt = 1;
  3955. }
  3956. }
  3957. return flush_cnt;
  3958. }
  3959. static int
  3960. qeth_do_send_packet_fast(struct qeth_card *card, struct qeth_qdio_out_q *queue,
  3961. struct sk_buff *skb, struct qeth_hdr *hdr,
  3962. int elements_needed,
  3963. struct qeth_eddp_context *ctx)
  3964. {
  3965. struct qeth_qdio_out_buffer *buffer;
  3966. int buffers_needed = 0;
  3967. int flush_cnt = 0;
  3968. int index;
  3969. QETH_DBF_TEXT(trace, 6, "dosndpfa");
  3970. /* spin until we get the queue ... */
  3971. while (atomic_cmpxchg(&queue->state, QETH_OUT_Q_UNLOCKED,
  3972. QETH_OUT_Q_LOCKED) != QETH_OUT_Q_UNLOCKED);
  3973. /* ... now we've got the queue */
  3974. index = queue->next_buf_to_fill;
  3975. buffer = &queue->bufs[queue->next_buf_to_fill];
  3976. /*
  3977. * check if buffer is empty to make sure that we do not 'overtake'
  3978. * ourselves and try to fill a buffer that is already primed
  3979. */
  3980. if (atomic_read(&buffer->state) != QETH_QDIO_BUF_EMPTY)
  3981. goto out;
  3982. if (ctx == NULL)
  3983. queue->next_buf_to_fill = (queue->next_buf_to_fill + 1) %
  3984. QDIO_MAX_BUFFERS_PER_Q;
  3985. else {
  3986. buffers_needed = qeth_eddp_check_buffers_for_context(queue,ctx);
  3987. if (buffers_needed < 0)
  3988. goto out;
  3989. queue->next_buf_to_fill =
  3990. (queue->next_buf_to_fill + buffers_needed) %
  3991. QDIO_MAX_BUFFERS_PER_Q;
  3992. }
  3993. atomic_set(&queue->state, QETH_OUT_Q_UNLOCKED);
  3994. if (ctx == NULL) {
  3995. qeth_fill_buffer(queue, buffer, skb);
  3996. qeth_flush_buffers(queue, 0, index, 1);
  3997. } else {
  3998. flush_cnt = qeth_eddp_fill_buffer(queue, ctx, index);
  3999. WARN_ON(buffers_needed != flush_cnt);
  4000. qeth_flush_buffers(queue, 0, index, flush_cnt);
  4001. }
  4002. return 0;
  4003. out:
  4004. atomic_set(&queue->state, QETH_OUT_Q_UNLOCKED);
  4005. return -EBUSY;
  4006. }
  4007. static int
  4008. qeth_do_send_packet(struct qeth_card *card, struct qeth_qdio_out_q *queue,
  4009. struct sk_buff *skb, struct qeth_hdr *hdr,
  4010. int elements_needed, struct qeth_eddp_context *ctx)
  4011. {
  4012. struct qeth_qdio_out_buffer *buffer;
  4013. int start_index;
  4014. int flush_count = 0;
  4015. int do_pack = 0;
  4016. int tmp;
  4017. int rc = 0;
  4018. QETH_DBF_TEXT(trace, 6, "dosndpkt");
  4019. /* spin until we get the queue ... */
  4020. while (atomic_cmpxchg(&queue->state, QETH_OUT_Q_UNLOCKED,
  4021. QETH_OUT_Q_LOCKED) != QETH_OUT_Q_UNLOCKED);
  4022. start_index = queue->next_buf_to_fill;
  4023. buffer = &queue->bufs[queue->next_buf_to_fill];
  4024. /*
  4025. * check if buffer is empty to make sure that we do not 'overtake'
  4026. * ourselves and try to fill a buffer that is already primed
  4027. */
  4028. if (atomic_read(&buffer->state) != QETH_QDIO_BUF_EMPTY) {
  4029. atomic_set(&queue->state, QETH_OUT_Q_UNLOCKED);
  4030. return -EBUSY;
  4031. }
  4032. /* check if we need to switch packing state of this queue */
  4033. qeth_switch_to_packing_if_needed(queue);
  4034. if (queue->do_pack){
  4035. do_pack = 1;
  4036. if (ctx == NULL) {
  4037. /* does packet fit in current buffer? */
  4038. if((QETH_MAX_BUFFER_ELEMENTS(card) -
  4039. buffer->next_element_to_fill) < elements_needed){
  4040. /* ... no -> set state PRIMED */
  4041. atomic_set(&buffer->state,QETH_QDIO_BUF_PRIMED);
  4042. flush_count++;
  4043. queue->next_buf_to_fill =
  4044. (queue->next_buf_to_fill + 1) %
  4045. QDIO_MAX_BUFFERS_PER_Q;
  4046. buffer = &queue->bufs[queue->next_buf_to_fill];
  4047. /* we did a step forward, so check buffer state
  4048. * again */
  4049. if (atomic_read(&buffer->state) !=
  4050. QETH_QDIO_BUF_EMPTY){
  4051. qeth_flush_buffers(queue, 0, start_index, flush_count);
  4052. atomic_set(&queue->state, QETH_OUT_Q_UNLOCKED);
  4053. return -EBUSY;
  4054. }
  4055. }
  4056. } else {
  4057. /* check if we have enough elements (including following
  4058. * free buffers) to handle eddp context */
  4059. if (qeth_eddp_check_buffers_for_context(queue,ctx) < 0){
  4060. printk("eddp tx_dropped 1\n");
  4061. rc = -EBUSY;
  4062. goto out;
  4063. }
  4064. }
  4065. }
  4066. if (ctx == NULL)
  4067. tmp = qeth_fill_buffer(queue, buffer, skb);
  4068. else {
  4069. tmp = qeth_eddp_fill_buffer(queue,ctx,queue->next_buf_to_fill);
  4070. if (tmp < 0) {
  4071. printk("eddp tx_dropped 2\n");
  4072. rc = - EBUSY;
  4073. goto out;
  4074. }
  4075. }
  4076. queue->next_buf_to_fill = (queue->next_buf_to_fill + tmp) %
  4077. QDIO_MAX_BUFFERS_PER_Q;
  4078. flush_count += tmp;
  4079. out:
  4080. if (flush_count)
  4081. qeth_flush_buffers(queue, 0, start_index, flush_count);
  4082. else if (!atomic_read(&queue->set_pci_flags_count))
  4083. atomic_xchg(&queue->state, QETH_OUT_Q_LOCKED_FLUSH);
  4084. /*
  4085. * queue->state will go from LOCKED -> UNLOCKED or from
  4086. * LOCKED_FLUSH -> LOCKED if output_handler wanted to 'notify' us
  4087. * (switch packing state or flush buffer to get another pci flag out).
  4088. * In that case we will enter this loop
  4089. */
  4090. while (atomic_dec_return(&queue->state)){
  4091. flush_count = 0;
  4092. start_index = queue->next_buf_to_fill;
  4093. /* check if we can go back to non-packing state */
  4094. flush_count += qeth_switch_to_nonpacking_if_needed(queue);
  4095. /*
  4096. * check if we need to flush a packing buffer to get a pci
  4097. * flag out on the queue
  4098. */
  4099. if (!flush_count && !atomic_read(&queue->set_pci_flags_count))
  4100. flush_count += qeth_flush_buffers_on_no_pci(queue);
  4101. if (flush_count)
  4102. qeth_flush_buffers(queue, 0, start_index, flush_count);
  4103. }
  4104. /* at this point the queue is UNLOCKED again */
  4105. if (queue->card->options.performance_stats && do_pack)
  4106. queue->card->perf_stats.bufs_sent_pack += flush_count;
  4107. return rc;
  4108. }
  4109. static int
  4110. qeth_get_elements_no(struct qeth_card *card, void *hdr,
  4111. struct sk_buff *skb, int elems)
  4112. {
  4113. int elements_needed = 0;
  4114. if (skb_shinfo(skb)->nr_frags > 0)
  4115. elements_needed = (skb_shinfo(skb)->nr_frags + 1);
  4116. if (elements_needed == 0)
  4117. elements_needed = 1 + (((((unsigned long) hdr) % PAGE_SIZE)
  4118. + skb->len) >> PAGE_SHIFT);
  4119. if ((elements_needed + elems) > QETH_MAX_BUFFER_ELEMENTS(card)){
  4120. PRINT_ERR("Invalid size of IP packet "
  4121. "(Number=%d / Length=%d). Discarded.\n",
  4122. (elements_needed+elems), skb->len);
  4123. return 0;
  4124. }
  4125. return elements_needed;
  4126. }
  4127. static void qeth_tx_csum(struct sk_buff *skb)
  4128. {
  4129. int tlen;
  4130. if (skb->protocol == htons(ETH_P_IP)) {
  4131. tlen = ntohs(ip_hdr(skb)->tot_len) - (ip_hdr(skb)->ihl << 2);
  4132. switch (ip_hdr(skb)->protocol) {
  4133. case IPPROTO_TCP:
  4134. tcp_hdr(skb)->check = 0;
  4135. tcp_hdr(skb)->check = csum_tcpudp_magic(
  4136. ip_hdr(skb)->saddr, ip_hdr(skb)->daddr,
  4137. tlen, ip_hdr(skb)->protocol,
  4138. skb_checksum(skb, skb_transport_offset(skb),
  4139. tlen, 0));
  4140. break;
  4141. case IPPROTO_UDP:
  4142. udp_hdr(skb)->check = 0;
  4143. udp_hdr(skb)->check = csum_tcpudp_magic(
  4144. ip_hdr(skb)->saddr, ip_hdr(skb)->daddr,
  4145. tlen, ip_hdr(skb)->protocol,
  4146. skb_checksum(skb, skb_transport_offset(skb),
  4147. tlen, 0));
  4148. break;
  4149. }
  4150. } else if (skb->protocol == htons(ETH_P_IPV6)) {
  4151. switch (ipv6_hdr(skb)->nexthdr) {
  4152. case IPPROTO_TCP:
  4153. tcp_hdr(skb)->check = 0;
  4154. tcp_hdr(skb)->check = csum_ipv6_magic(
  4155. &ipv6_hdr(skb)->saddr, &ipv6_hdr(skb)->daddr,
  4156. ipv6_hdr(skb)->payload_len,
  4157. ipv6_hdr(skb)->nexthdr,
  4158. skb_checksum(skb, skb_transport_offset(skb),
  4159. ipv6_hdr(skb)->payload_len, 0));
  4160. break;
  4161. case IPPROTO_UDP:
  4162. udp_hdr(skb)->check = 0;
  4163. udp_hdr(skb)->check = csum_ipv6_magic(
  4164. &ipv6_hdr(skb)->saddr, &ipv6_hdr(skb)->daddr,
  4165. ipv6_hdr(skb)->payload_len,
  4166. ipv6_hdr(skb)->nexthdr,
  4167. skb_checksum(skb, skb_transport_offset(skb),
  4168. ipv6_hdr(skb)->payload_len, 0));
  4169. break;
  4170. }
  4171. }
  4172. }
  4173. static int
  4174. qeth_send_packet(struct qeth_card *card, struct sk_buff *skb)
  4175. {
  4176. int ipv = 0;
  4177. int cast_type;
  4178. struct qeth_qdio_out_q *queue;
  4179. struct qeth_hdr *hdr = NULL;
  4180. int elements_needed = 0;
  4181. enum qeth_large_send_types large_send = QETH_LARGE_SEND_NO;
  4182. struct qeth_eddp_context *ctx = NULL;
  4183. int tx_bytes = skb->len;
  4184. unsigned short nr_frags = skb_shinfo(skb)->nr_frags;
  4185. unsigned short tso_size = skb_shinfo(skb)->gso_size;
  4186. struct sk_buff *new_skb, *new_skb2;
  4187. int rc;
  4188. QETH_DBF_TEXT(trace, 6, "sendpkt");
  4189. new_skb = skb;
  4190. if ((card->info.type == QETH_CARD_TYPE_OSN) &&
  4191. (skb->protocol == htons(ETH_P_IPV6)))
  4192. return -EPERM;
  4193. cast_type = qeth_get_cast_type(card, skb);
  4194. if ((cast_type == RTN_BROADCAST) &&
  4195. (card->info.broadcast_capable == 0))
  4196. return -EPERM;
  4197. queue = card->qdio.out_qs
  4198. [qeth_get_priority_queue(card, skb, ipv, cast_type)];
  4199. if (!card->options.layer2) {
  4200. ipv = qeth_get_ip_version(skb);
  4201. if ((card->dev->hard_header == qeth_fake_header) && ipv) {
  4202. new_skb = qeth_pskb_unshare(skb, GFP_ATOMIC);
  4203. if (!new_skb)
  4204. return -ENOMEM;
  4205. if(card->dev->type == ARPHRD_IEEE802_TR){
  4206. skb_pull(new_skb, QETH_FAKE_LL_LEN_TR);
  4207. } else {
  4208. skb_pull(new_skb, QETH_FAKE_LL_LEN_ETH);
  4209. }
  4210. }
  4211. }
  4212. if (skb_is_gso(skb))
  4213. large_send = card->options.large_send;
  4214. /* check on OSN device*/
  4215. if (card->info.type == QETH_CARD_TYPE_OSN)
  4216. hdr = (struct qeth_hdr *)new_skb->data;
  4217. /*are we able to do TSO ? */
  4218. if ((large_send == QETH_LARGE_SEND_TSO) &&
  4219. (cast_type == RTN_UNSPEC)) {
  4220. rc = qeth_tso_prepare_packet(card, new_skb, ipv, cast_type);
  4221. if (rc) {
  4222. __qeth_free_new_skb(skb, new_skb);
  4223. return rc;
  4224. }
  4225. elements_needed++;
  4226. } else if (card->info.type != QETH_CARD_TYPE_OSN) {
  4227. new_skb2 = qeth_prepare_skb(card, new_skb, &hdr, ipv);
  4228. if (!new_skb2) {
  4229. __qeth_free_new_skb(skb, new_skb);
  4230. return -EINVAL;
  4231. }
  4232. if (new_skb != skb)
  4233. __qeth_free_new_skb(new_skb2, new_skb);
  4234. new_skb = new_skb2;
  4235. qeth_fill_header(card, hdr, new_skb, ipv, cast_type);
  4236. }
  4237. if (large_send == QETH_LARGE_SEND_EDDP) {
  4238. ctx = qeth_eddp_create_context(card, new_skb, hdr,
  4239. skb->sk->sk_protocol);
  4240. if (ctx == NULL) {
  4241. __qeth_free_new_skb(skb, new_skb);
  4242. PRINT_WARN("could not create eddp context\n");
  4243. return -EINVAL;
  4244. }
  4245. } else {
  4246. int elems = qeth_get_elements_no(card,(void*) hdr, new_skb,
  4247. elements_needed);
  4248. if (!elems) {
  4249. __qeth_free_new_skb(skb, new_skb);
  4250. return -EINVAL;
  4251. }
  4252. elements_needed += elems;
  4253. }
  4254. if ((large_send == QETH_LARGE_SEND_NO) &&
  4255. (skb->ip_summed == CHECKSUM_PARTIAL))
  4256. qeth_tx_csum(new_skb);
  4257. if (card->info.type != QETH_CARD_TYPE_IQD)
  4258. rc = qeth_do_send_packet(card, queue, new_skb, hdr,
  4259. elements_needed, ctx);
  4260. else
  4261. rc = qeth_do_send_packet_fast(card, queue, new_skb, hdr,
  4262. elements_needed, ctx);
  4263. if (!rc) {
  4264. card->stats.tx_packets++;
  4265. card->stats.tx_bytes += tx_bytes;
  4266. if (new_skb != skb)
  4267. dev_kfree_skb_any(skb);
  4268. if (card->options.performance_stats) {
  4269. if (tso_size &&
  4270. !(large_send == QETH_LARGE_SEND_NO)) {
  4271. card->perf_stats.large_send_bytes += tx_bytes;
  4272. card->perf_stats.large_send_cnt++;
  4273. }
  4274. if (nr_frags > 0) {
  4275. card->perf_stats.sg_skbs_sent++;
  4276. /* nr_frags + skb->data */
  4277. card->perf_stats.sg_frags_sent +=
  4278. nr_frags + 1;
  4279. }
  4280. }
  4281. } else {
  4282. card->stats.tx_dropped++;
  4283. __qeth_free_new_skb(skb, new_skb);
  4284. }
  4285. if (ctx != NULL) {
  4286. /* drop creator's reference */
  4287. qeth_eddp_put_context(ctx);
  4288. /* free skb; it's not referenced by a buffer */
  4289. if (!rc)
  4290. dev_kfree_skb_any(new_skb);
  4291. }
  4292. return rc;
  4293. }
  4294. static int
  4295. qeth_mdio_read(struct net_device *dev, int phy_id, int regnum)
  4296. {
  4297. struct qeth_card *card = (struct qeth_card *) dev->priv;
  4298. int rc = 0;
  4299. switch(regnum){
  4300. case MII_BMCR: /* Basic mode control register */
  4301. rc = BMCR_FULLDPLX;
  4302. if ((card->info.link_type != QETH_LINK_TYPE_GBIT_ETH)&&
  4303. (card->info.link_type != QETH_LINK_TYPE_OSN) &&
  4304. (card->info.link_type != QETH_LINK_TYPE_10GBIT_ETH))
  4305. rc |= BMCR_SPEED100;
  4306. break;
  4307. case MII_BMSR: /* Basic mode status register */
  4308. rc = BMSR_ERCAP | BMSR_ANEGCOMPLETE | BMSR_LSTATUS |
  4309. BMSR_10HALF | BMSR_10FULL | BMSR_100HALF | BMSR_100FULL |
  4310. BMSR_100BASE4;
  4311. break;
  4312. case MII_PHYSID1: /* PHYS ID 1 */
  4313. rc = (dev->dev_addr[0] << 16) | (dev->dev_addr[1] << 8) |
  4314. dev->dev_addr[2];
  4315. rc = (rc >> 5) & 0xFFFF;
  4316. break;
  4317. case MII_PHYSID2: /* PHYS ID 2 */
  4318. rc = (dev->dev_addr[2] << 10) & 0xFFFF;
  4319. break;
  4320. case MII_ADVERTISE: /* Advertisement control reg */
  4321. rc = ADVERTISE_ALL;
  4322. break;
  4323. case MII_LPA: /* Link partner ability reg */
  4324. rc = LPA_10HALF | LPA_10FULL | LPA_100HALF | LPA_100FULL |
  4325. LPA_100BASE4 | LPA_LPACK;
  4326. break;
  4327. case MII_EXPANSION: /* Expansion register */
  4328. break;
  4329. case MII_DCOUNTER: /* disconnect counter */
  4330. break;
  4331. case MII_FCSCOUNTER: /* false carrier counter */
  4332. break;
  4333. case MII_NWAYTEST: /* N-way auto-neg test register */
  4334. break;
  4335. case MII_RERRCOUNTER: /* rx error counter */
  4336. rc = card->stats.rx_errors;
  4337. break;
  4338. case MII_SREVISION: /* silicon revision */
  4339. break;
  4340. case MII_RESV1: /* reserved 1 */
  4341. break;
  4342. case MII_LBRERROR: /* loopback, rx, bypass error */
  4343. break;
  4344. case MII_PHYADDR: /* physical address */
  4345. break;
  4346. case MII_RESV2: /* reserved 2 */
  4347. break;
  4348. case MII_TPISTATUS: /* TPI status for 10mbps */
  4349. break;
  4350. case MII_NCONFIG: /* network interface config */
  4351. break;
  4352. default:
  4353. break;
  4354. }
  4355. return rc;
  4356. }
  4357. static const char *
  4358. qeth_arp_get_error_cause(int *rc)
  4359. {
  4360. switch (*rc) {
  4361. case QETH_IPA_ARP_RC_FAILED:
  4362. *rc = -EIO;
  4363. return "operation failed";
  4364. case QETH_IPA_ARP_RC_NOTSUPP:
  4365. *rc = -EOPNOTSUPP;
  4366. return "operation not supported";
  4367. case QETH_IPA_ARP_RC_OUT_OF_RANGE:
  4368. *rc = -EINVAL;
  4369. return "argument out of range";
  4370. case QETH_IPA_ARP_RC_Q_NOTSUPP:
  4371. *rc = -EOPNOTSUPP;
  4372. return "query operation not supported";
  4373. case QETH_IPA_ARP_RC_Q_NO_DATA:
  4374. *rc = -ENOENT;
  4375. return "no query data available";
  4376. default:
  4377. return "unknown error";
  4378. }
  4379. }
  4380. static int
  4381. qeth_send_simple_setassparms(struct qeth_card *, enum qeth_ipa_funcs,
  4382. __u16, long);
  4383. static int
  4384. qeth_arp_set_no_entries(struct qeth_card *card, int no_entries)
  4385. {
  4386. int tmp;
  4387. int rc;
  4388. QETH_DBF_TEXT(trace,3,"arpstnoe");
  4389. /*
  4390. * currently GuestLAN only supports the ARP assist function
  4391. * IPA_CMD_ASS_ARP_QUERY_INFO, but not IPA_CMD_ASS_ARP_SET_NO_ENTRIES;
  4392. * thus we say EOPNOTSUPP for this ARP function
  4393. */
  4394. if (card->info.guestlan)
  4395. return -EOPNOTSUPP;
  4396. if (!qeth_is_supported(card,IPA_ARP_PROCESSING)) {
  4397. PRINT_WARN("ARP processing not supported "
  4398. "on %s!\n", QETH_CARD_IFNAME(card));
  4399. return -EOPNOTSUPP;
  4400. }
  4401. rc = qeth_send_simple_setassparms(card, IPA_ARP_PROCESSING,
  4402. IPA_CMD_ASS_ARP_SET_NO_ENTRIES,
  4403. no_entries);
  4404. if (rc) {
  4405. tmp = rc;
  4406. PRINT_WARN("Could not set number of ARP entries on %s: "
  4407. "%s (0x%x/%d)\n",
  4408. QETH_CARD_IFNAME(card), qeth_arp_get_error_cause(&rc),
  4409. tmp, tmp);
  4410. }
  4411. return rc;
  4412. }
  4413. static void
  4414. qeth_copy_arp_entries_stripped(struct qeth_arp_query_info *qinfo,
  4415. struct qeth_arp_query_data *qdata,
  4416. int entry_size, int uentry_size)
  4417. {
  4418. char *entry_ptr;
  4419. char *uentry_ptr;
  4420. int i;
  4421. entry_ptr = (char *)&qdata->data;
  4422. uentry_ptr = (char *)(qinfo->udata + qinfo->udata_offset);
  4423. for (i = 0; i < qdata->no_entries; ++i){
  4424. /* strip off 32 bytes "media specific information" */
  4425. memcpy(uentry_ptr, (entry_ptr + 32), entry_size - 32);
  4426. entry_ptr += entry_size;
  4427. uentry_ptr += uentry_size;
  4428. }
  4429. }
  4430. static int
  4431. qeth_arp_query_cb(struct qeth_card *card, struct qeth_reply *reply,
  4432. unsigned long data)
  4433. {
  4434. struct qeth_ipa_cmd *cmd;
  4435. struct qeth_arp_query_data *qdata;
  4436. struct qeth_arp_query_info *qinfo;
  4437. int entry_size;
  4438. int uentry_size;
  4439. int i;
  4440. QETH_DBF_TEXT(trace,4,"arpquecb");
  4441. qinfo = (struct qeth_arp_query_info *) reply->param;
  4442. cmd = (struct qeth_ipa_cmd *) data;
  4443. if (cmd->hdr.return_code) {
  4444. QETH_DBF_TEXT_(trace,4,"qaer1%i", cmd->hdr.return_code);
  4445. return 0;
  4446. }
  4447. if (cmd->data.setassparms.hdr.return_code) {
  4448. cmd->hdr.return_code = cmd->data.setassparms.hdr.return_code;
  4449. QETH_DBF_TEXT_(trace,4,"qaer2%i", cmd->hdr.return_code);
  4450. return 0;
  4451. }
  4452. qdata = &cmd->data.setassparms.data.query_arp;
  4453. switch(qdata->reply_bits){
  4454. case 5:
  4455. uentry_size = entry_size = sizeof(struct qeth_arp_qi_entry5);
  4456. if (qinfo->mask_bits & QETH_QARP_STRIP_ENTRIES)
  4457. uentry_size = sizeof(struct qeth_arp_qi_entry5_short);
  4458. break;
  4459. case 7:
  4460. /* fall through to default */
  4461. default:
  4462. /* tr is the same as eth -> entry7 */
  4463. uentry_size = entry_size = sizeof(struct qeth_arp_qi_entry7);
  4464. if (qinfo->mask_bits & QETH_QARP_STRIP_ENTRIES)
  4465. uentry_size = sizeof(struct qeth_arp_qi_entry7_short);
  4466. break;
  4467. }
  4468. /* check if there is enough room in userspace */
  4469. if ((qinfo->udata_len - qinfo->udata_offset) <
  4470. qdata->no_entries * uentry_size){
  4471. QETH_DBF_TEXT_(trace, 4, "qaer3%i", -ENOMEM);
  4472. cmd->hdr.return_code = -ENOMEM;
  4473. PRINT_WARN("query ARP user space buffer is too small for "
  4474. "the returned number of ARP entries. "
  4475. "Aborting query!\n");
  4476. goto out_error;
  4477. }
  4478. QETH_DBF_TEXT_(trace, 4, "anore%i",
  4479. cmd->data.setassparms.hdr.number_of_replies);
  4480. QETH_DBF_TEXT_(trace, 4, "aseqn%i", cmd->data.setassparms.hdr.seq_no);
  4481. QETH_DBF_TEXT_(trace, 4, "anoen%i", qdata->no_entries);
  4482. if (qinfo->mask_bits & QETH_QARP_STRIP_ENTRIES) {
  4483. /* strip off "media specific information" */
  4484. qeth_copy_arp_entries_stripped(qinfo, qdata, entry_size,
  4485. uentry_size);
  4486. } else
  4487. /*copy entries to user buffer*/
  4488. memcpy(qinfo->udata + qinfo->udata_offset,
  4489. (char *)&qdata->data, qdata->no_entries*uentry_size);
  4490. qinfo->no_entries += qdata->no_entries;
  4491. qinfo->udata_offset += (qdata->no_entries*uentry_size);
  4492. /* check if all replies received ... */
  4493. if (cmd->data.setassparms.hdr.seq_no <
  4494. cmd->data.setassparms.hdr.number_of_replies)
  4495. return 1;
  4496. memcpy(qinfo->udata, &qinfo->no_entries, 4);
  4497. /* keep STRIP_ENTRIES flag so the user program can distinguish
  4498. * stripped entries from normal ones */
  4499. if (qinfo->mask_bits & QETH_QARP_STRIP_ENTRIES)
  4500. qdata->reply_bits |= QETH_QARP_STRIP_ENTRIES;
  4501. memcpy(qinfo->udata + QETH_QARP_MASK_OFFSET,&qdata->reply_bits,2);
  4502. return 0;
  4503. out_error:
  4504. i = 0;
  4505. memcpy(qinfo->udata, &i, 4);
  4506. return 0;
  4507. }
  4508. static int
  4509. qeth_send_ipa_arp_cmd(struct qeth_card *card, struct qeth_cmd_buffer *iob,
  4510. int len, int (*reply_cb)(struct qeth_card *,
  4511. struct qeth_reply *,
  4512. unsigned long),
  4513. void *reply_param)
  4514. {
  4515. QETH_DBF_TEXT(trace,4,"sendarp");
  4516. memcpy(iob->data, IPA_PDU_HEADER, IPA_PDU_HEADER_SIZE);
  4517. memcpy(QETH_IPA_CMD_DEST_ADDR(iob->data),
  4518. &card->token.ulp_connection_r, QETH_MPC_TOKEN_LENGTH);
  4519. return qeth_send_control_data(card, IPA_PDU_HEADER_SIZE + len, iob,
  4520. reply_cb, reply_param);
  4521. }
  4522. static int
  4523. qeth_send_ipa_snmp_cmd(struct qeth_card *card, struct qeth_cmd_buffer *iob,
  4524. int len, int (*reply_cb)(struct qeth_card *,
  4525. struct qeth_reply *,
  4526. unsigned long),
  4527. void *reply_param)
  4528. {
  4529. u16 s1, s2;
  4530. QETH_DBF_TEXT(trace,4,"sendsnmp");
  4531. memcpy(iob->data, IPA_PDU_HEADER, IPA_PDU_HEADER_SIZE);
  4532. memcpy(QETH_IPA_CMD_DEST_ADDR(iob->data),
  4533. &card->token.ulp_connection_r, QETH_MPC_TOKEN_LENGTH);
  4534. /* adjust PDU length fields in IPA_PDU_HEADER */
  4535. s1 = (u32) IPA_PDU_HEADER_SIZE + len;
  4536. s2 = (u32) len;
  4537. memcpy(QETH_IPA_PDU_LEN_TOTAL(iob->data), &s1, 2);
  4538. memcpy(QETH_IPA_PDU_LEN_PDU1(iob->data), &s2, 2);
  4539. memcpy(QETH_IPA_PDU_LEN_PDU2(iob->data), &s2, 2);
  4540. memcpy(QETH_IPA_PDU_LEN_PDU3(iob->data), &s2, 2);
  4541. return qeth_send_control_data(card, IPA_PDU_HEADER_SIZE + len, iob,
  4542. reply_cb, reply_param);
  4543. }
  4544. static struct qeth_cmd_buffer *
  4545. qeth_get_setassparms_cmd(struct qeth_card *, enum qeth_ipa_funcs,
  4546. __u16, __u16, enum qeth_prot_versions);
  4547. static int
  4548. qeth_arp_query(struct qeth_card *card, char __user *udata)
  4549. {
  4550. struct qeth_cmd_buffer *iob;
  4551. struct qeth_arp_query_info qinfo = {0, };
  4552. int tmp;
  4553. int rc;
  4554. QETH_DBF_TEXT(trace,3,"arpquery");
  4555. if (!qeth_is_supported(card,/*IPA_QUERY_ARP_ADDR_INFO*/
  4556. IPA_ARP_PROCESSING)) {
  4557. PRINT_WARN("ARP processing not supported "
  4558. "on %s!\n", QETH_CARD_IFNAME(card));
  4559. return -EOPNOTSUPP;
  4560. }
  4561. /* get size of userspace buffer and mask_bits -> 6 bytes */
  4562. if (copy_from_user(&qinfo, udata, 6))
  4563. return -EFAULT;
  4564. if (!(qinfo.udata = kzalloc(qinfo.udata_len, GFP_KERNEL)))
  4565. return -ENOMEM;
  4566. qinfo.udata_offset = QETH_QARP_ENTRIES_OFFSET;
  4567. iob = qeth_get_setassparms_cmd(card, IPA_ARP_PROCESSING,
  4568. IPA_CMD_ASS_ARP_QUERY_INFO,
  4569. sizeof(int),QETH_PROT_IPV4);
  4570. rc = qeth_send_ipa_arp_cmd(card, iob,
  4571. QETH_SETASS_BASE_LEN+QETH_ARP_CMD_LEN,
  4572. qeth_arp_query_cb, (void *)&qinfo);
  4573. if (rc) {
  4574. tmp = rc;
  4575. PRINT_WARN("Error while querying ARP cache on %s: %s "
  4576. "(0x%x/%d)\n",
  4577. QETH_CARD_IFNAME(card), qeth_arp_get_error_cause(&rc),
  4578. tmp, tmp);
  4579. if (copy_to_user(udata, qinfo.udata, 4))
  4580. rc = -EFAULT;
  4581. } else {
  4582. if (copy_to_user(udata, qinfo.udata, qinfo.udata_len))
  4583. rc = -EFAULT;
  4584. }
  4585. kfree(qinfo.udata);
  4586. return rc;
  4587. }
  4588. /**
  4589. * SNMP command callback
  4590. */
  4591. static int
  4592. qeth_snmp_command_cb(struct qeth_card *card, struct qeth_reply *reply,
  4593. unsigned long sdata)
  4594. {
  4595. struct qeth_ipa_cmd *cmd;
  4596. struct qeth_arp_query_info *qinfo;
  4597. struct qeth_snmp_cmd *snmp;
  4598. unsigned char *data;
  4599. __u16 data_len;
  4600. QETH_DBF_TEXT(trace,3,"snpcmdcb");
  4601. cmd = (struct qeth_ipa_cmd *) sdata;
  4602. data = (unsigned char *)((char *)cmd - reply->offset);
  4603. qinfo = (struct qeth_arp_query_info *) reply->param;
  4604. snmp = &cmd->data.setadapterparms.data.snmp;
  4605. if (cmd->hdr.return_code) {
  4606. QETH_DBF_TEXT_(trace,4,"scer1%i", cmd->hdr.return_code);
  4607. return 0;
  4608. }
  4609. if (cmd->data.setadapterparms.hdr.return_code) {
  4610. cmd->hdr.return_code = cmd->data.setadapterparms.hdr.return_code;
  4611. QETH_DBF_TEXT_(trace,4,"scer2%i", cmd->hdr.return_code);
  4612. return 0;
  4613. }
  4614. data_len = *((__u16*)QETH_IPA_PDU_LEN_PDU1(data));
  4615. if (cmd->data.setadapterparms.hdr.seq_no == 1)
  4616. data_len -= (__u16)((char *)&snmp->data - (char *)cmd);
  4617. else
  4618. data_len -= (__u16)((char*)&snmp->request - (char *)cmd);
  4619. /* check if there is enough room in userspace */
  4620. if ((qinfo->udata_len - qinfo->udata_offset) < data_len) {
  4621. QETH_DBF_TEXT_(trace, 4, "scer3%i", -ENOMEM);
  4622. cmd->hdr.return_code = -ENOMEM;
  4623. return 0;
  4624. }
  4625. QETH_DBF_TEXT_(trace, 4, "snore%i",
  4626. cmd->data.setadapterparms.hdr.used_total);
  4627. QETH_DBF_TEXT_(trace, 4, "sseqn%i", cmd->data.setadapterparms.hdr.seq_no);
  4628. /*copy entries to user buffer*/
  4629. if (cmd->data.setadapterparms.hdr.seq_no == 1) {
  4630. memcpy(qinfo->udata + qinfo->udata_offset,
  4631. (char *)snmp,
  4632. data_len + offsetof(struct qeth_snmp_cmd,data));
  4633. qinfo->udata_offset += offsetof(struct qeth_snmp_cmd, data);
  4634. } else {
  4635. memcpy(qinfo->udata + qinfo->udata_offset,
  4636. (char *)&snmp->request, data_len);
  4637. }
  4638. qinfo->udata_offset += data_len;
  4639. /* check if all replies received ... */
  4640. QETH_DBF_TEXT_(trace, 4, "srtot%i",
  4641. cmd->data.setadapterparms.hdr.used_total);
  4642. QETH_DBF_TEXT_(trace, 4, "srseq%i",
  4643. cmd->data.setadapterparms.hdr.seq_no);
  4644. if (cmd->data.setadapterparms.hdr.seq_no <
  4645. cmd->data.setadapterparms.hdr.used_total)
  4646. return 1;
  4647. return 0;
  4648. }
  4649. static struct qeth_cmd_buffer *
  4650. qeth_get_ipacmd_buffer(struct qeth_card *, enum qeth_ipa_cmds,
  4651. enum qeth_prot_versions );
  4652. static struct qeth_cmd_buffer *
  4653. qeth_get_adapter_cmd(struct qeth_card *card, __u32 command, __u32 cmdlen)
  4654. {
  4655. struct qeth_cmd_buffer *iob;
  4656. struct qeth_ipa_cmd *cmd;
  4657. iob = qeth_get_ipacmd_buffer(card,IPA_CMD_SETADAPTERPARMS,
  4658. QETH_PROT_IPV4);
  4659. cmd = (struct qeth_ipa_cmd *)(iob->data+IPA_PDU_HEADER_SIZE);
  4660. cmd->data.setadapterparms.hdr.cmdlength = cmdlen;
  4661. cmd->data.setadapterparms.hdr.command_code = command;
  4662. cmd->data.setadapterparms.hdr.used_total = 1;
  4663. cmd->data.setadapterparms.hdr.seq_no = 1;
  4664. return iob;
  4665. }
  4666. /**
  4667. * function to send SNMP commands to OSA-E card
  4668. */
  4669. static int
  4670. qeth_snmp_command(struct qeth_card *card, char __user *udata)
  4671. {
  4672. struct qeth_cmd_buffer *iob;
  4673. struct qeth_ipa_cmd *cmd;
  4674. struct qeth_snmp_ureq *ureq;
  4675. int req_len;
  4676. struct qeth_arp_query_info qinfo = {0, };
  4677. int rc = 0;
  4678. QETH_DBF_TEXT(trace,3,"snmpcmd");
  4679. if (card->info.guestlan)
  4680. return -EOPNOTSUPP;
  4681. if ((!qeth_adp_supported(card,IPA_SETADP_SET_SNMP_CONTROL)) &&
  4682. (!card->options.layer2) ) {
  4683. PRINT_WARN("SNMP Query MIBS not supported "
  4684. "on %s!\n", QETH_CARD_IFNAME(card));
  4685. return -EOPNOTSUPP;
  4686. }
  4687. /* skip 4 bytes (data_len struct member) to get req_len */
  4688. if (copy_from_user(&req_len, udata + sizeof(int), sizeof(int)))
  4689. return -EFAULT;
  4690. ureq = kmalloc(req_len+sizeof(struct qeth_snmp_ureq_hdr), GFP_KERNEL);
  4691. if (!ureq) {
  4692. QETH_DBF_TEXT(trace, 2, "snmpnome");
  4693. return -ENOMEM;
  4694. }
  4695. if (copy_from_user(ureq, udata,
  4696. req_len+sizeof(struct qeth_snmp_ureq_hdr))){
  4697. kfree(ureq);
  4698. return -EFAULT;
  4699. }
  4700. qinfo.udata_len = ureq->hdr.data_len;
  4701. if (!(qinfo.udata = kzalloc(qinfo.udata_len, GFP_KERNEL))){
  4702. kfree(ureq);
  4703. return -ENOMEM;
  4704. }
  4705. qinfo.udata_offset = sizeof(struct qeth_snmp_ureq_hdr);
  4706. iob = qeth_get_adapter_cmd(card, IPA_SETADP_SET_SNMP_CONTROL,
  4707. QETH_SNMP_SETADP_CMDLENGTH + req_len);
  4708. cmd = (struct qeth_ipa_cmd *)(iob->data+IPA_PDU_HEADER_SIZE);
  4709. memcpy(&cmd->data.setadapterparms.data.snmp, &ureq->cmd, req_len);
  4710. rc = qeth_send_ipa_snmp_cmd(card, iob, QETH_SETADP_BASE_LEN + req_len,
  4711. qeth_snmp_command_cb, (void *)&qinfo);
  4712. if (rc)
  4713. PRINT_WARN("SNMP command failed on %s: (0x%x)\n",
  4714. QETH_CARD_IFNAME(card), rc);
  4715. else {
  4716. if (copy_to_user(udata, qinfo.udata, qinfo.udata_len))
  4717. rc = -EFAULT;
  4718. }
  4719. kfree(ureq);
  4720. kfree(qinfo.udata);
  4721. return rc;
  4722. }
  4723. static int
  4724. qeth_default_setassparms_cb(struct qeth_card *, struct qeth_reply *,
  4725. unsigned long);
  4726. static int
  4727. qeth_default_setadapterparms_cb(struct qeth_card *card,
  4728. struct qeth_reply *reply,
  4729. unsigned long data);
  4730. static int
  4731. qeth_send_setassparms(struct qeth_card *, struct qeth_cmd_buffer *,
  4732. __u16, long,
  4733. int (*reply_cb)
  4734. (struct qeth_card *, struct qeth_reply *, unsigned long),
  4735. void *reply_param);
  4736. static int
  4737. qeth_arp_add_entry(struct qeth_card *card, struct qeth_arp_cache_entry *entry)
  4738. {
  4739. struct qeth_cmd_buffer *iob;
  4740. char buf[16];
  4741. int tmp;
  4742. int rc;
  4743. QETH_DBF_TEXT(trace,3,"arpadent");
  4744. /*
  4745. * currently GuestLAN only supports the ARP assist function
  4746. * IPA_CMD_ASS_ARP_QUERY_INFO, but not IPA_CMD_ASS_ARP_ADD_ENTRY;
  4747. * thus we say EOPNOTSUPP for this ARP function
  4748. */
  4749. if (card->info.guestlan)
  4750. return -EOPNOTSUPP;
  4751. if (!qeth_is_supported(card,IPA_ARP_PROCESSING)) {
  4752. PRINT_WARN("ARP processing not supported "
  4753. "on %s!\n", QETH_CARD_IFNAME(card));
  4754. return -EOPNOTSUPP;
  4755. }
  4756. iob = qeth_get_setassparms_cmd(card, IPA_ARP_PROCESSING,
  4757. IPA_CMD_ASS_ARP_ADD_ENTRY,
  4758. sizeof(struct qeth_arp_cache_entry),
  4759. QETH_PROT_IPV4);
  4760. rc = qeth_send_setassparms(card, iob,
  4761. sizeof(struct qeth_arp_cache_entry),
  4762. (unsigned long) entry,
  4763. qeth_default_setassparms_cb, NULL);
  4764. if (rc) {
  4765. tmp = rc;
  4766. qeth_ipaddr4_to_string((u8 *)entry->ipaddr, buf);
  4767. PRINT_WARN("Could not add ARP entry for address %s on %s: "
  4768. "%s (0x%x/%d)\n",
  4769. buf, QETH_CARD_IFNAME(card),
  4770. qeth_arp_get_error_cause(&rc), tmp, tmp);
  4771. }
  4772. return rc;
  4773. }
  4774. static int
  4775. qeth_arp_remove_entry(struct qeth_card *card, struct qeth_arp_cache_entry *entry)
  4776. {
  4777. struct qeth_cmd_buffer *iob;
  4778. char buf[16] = {0, };
  4779. int tmp;
  4780. int rc;
  4781. QETH_DBF_TEXT(trace,3,"arprment");
  4782. /*
  4783. * currently GuestLAN only supports the ARP assist function
  4784. * IPA_CMD_ASS_ARP_QUERY_INFO, but not IPA_CMD_ASS_ARP_REMOVE_ENTRY;
  4785. * thus we say EOPNOTSUPP for this ARP function
  4786. */
  4787. if (card->info.guestlan)
  4788. return -EOPNOTSUPP;
  4789. if (!qeth_is_supported(card,IPA_ARP_PROCESSING)) {
  4790. PRINT_WARN("ARP processing not supported "
  4791. "on %s!\n", QETH_CARD_IFNAME(card));
  4792. return -EOPNOTSUPP;
  4793. }
  4794. memcpy(buf, entry, 12);
  4795. iob = qeth_get_setassparms_cmd(card, IPA_ARP_PROCESSING,
  4796. IPA_CMD_ASS_ARP_REMOVE_ENTRY,
  4797. 12,
  4798. QETH_PROT_IPV4);
  4799. rc = qeth_send_setassparms(card, iob,
  4800. 12, (unsigned long)buf,
  4801. qeth_default_setassparms_cb, NULL);
  4802. if (rc) {
  4803. tmp = rc;
  4804. memset(buf, 0, 16);
  4805. qeth_ipaddr4_to_string((u8 *)entry->ipaddr, buf);
  4806. PRINT_WARN("Could not delete ARP entry for address %s on %s: "
  4807. "%s (0x%x/%d)\n",
  4808. buf, QETH_CARD_IFNAME(card),
  4809. qeth_arp_get_error_cause(&rc), tmp, tmp);
  4810. }
  4811. return rc;
  4812. }
  4813. static int
  4814. qeth_arp_flush_cache(struct qeth_card *card)
  4815. {
  4816. int rc;
  4817. int tmp;
  4818. QETH_DBF_TEXT(trace,3,"arpflush");
  4819. /*
  4820. * currently GuestLAN only supports the ARP assist function
  4821. * IPA_CMD_ASS_ARP_QUERY_INFO, but not IPA_CMD_ASS_ARP_FLUSH_CACHE;
  4822. * thus we say EOPNOTSUPP for this ARP function
  4823. */
  4824. if (card->info.guestlan || (card->info.type == QETH_CARD_TYPE_IQD))
  4825. return -EOPNOTSUPP;
  4826. if (!qeth_is_supported(card,IPA_ARP_PROCESSING)) {
  4827. PRINT_WARN("ARP processing not supported "
  4828. "on %s!\n", QETH_CARD_IFNAME(card));
  4829. return -EOPNOTSUPP;
  4830. }
  4831. rc = qeth_send_simple_setassparms(card, IPA_ARP_PROCESSING,
  4832. IPA_CMD_ASS_ARP_FLUSH_CACHE, 0);
  4833. if (rc){
  4834. tmp = rc;
  4835. PRINT_WARN("Could not flush ARP cache on %s: %s (0x%x/%d)\n",
  4836. QETH_CARD_IFNAME(card), qeth_arp_get_error_cause(&rc),
  4837. tmp, tmp);
  4838. }
  4839. return rc;
  4840. }
  4841. static int
  4842. qeth_do_ioctl(struct net_device *dev, struct ifreq *rq, int cmd)
  4843. {
  4844. struct qeth_card *card = (struct qeth_card *)dev->priv;
  4845. struct qeth_arp_cache_entry arp_entry;
  4846. struct mii_ioctl_data *mii_data;
  4847. int rc = 0;
  4848. if (!card)
  4849. return -ENODEV;
  4850. if ((card->state != CARD_STATE_UP) &&
  4851. (card->state != CARD_STATE_SOFTSETUP))
  4852. return -ENODEV;
  4853. if (card->info.type == QETH_CARD_TYPE_OSN)
  4854. return -EPERM;
  4855. switch (cmd){
  4856. case SIOC_QETH_ARP_SET_NO_ENTRIES:
  4857. if ( !capable(CAP_NET_ADMIN) ||
  4858. (card->options.layer2) ) {
  4859. rc = -EPERM;
  4860. break;
  4861. }
  4862. rc = qeth_arp_set_no_entries(card, rq->ifr_ifru.ifru_ivalue);
  4863. break;
  4864. case SIOC_QETH_ARP_QUERY_INFO:
  4865. if ( !capable(CAP_NET_ADMIN) ||
  4866. (card->options.layer2) ) {
  4867. rc = -EPERM;
  4868. break;
  4869. }
  4870. rc = qeth_arp_query(card, rq->ifr_ifru.ifru_data);
  4871. break;
  4872. case SIOC_QETH_ARP_ADD_ENTRY:
  4873. if ( !capable(CAP_NET_ADMIN) ||
  4874. (card->options.layer2) ) {
  4875. rc = -EPERM;
  4876. break;
  4877. }
  4878. if (copy_from_user(&arp_entry, rq->ifr_ifru.ifru_data,
  4879. sizeof(struct qeth_arp_cache_entry)))
  4880. rc = -EFAULT;
  4881. else
  4882. rc = qeth_arp_add_entry(card, &arp_entry);
  4883. break;
  4884. case SIOC_QETH_ARP_REMOVE_ENTRY:
  4885. if ( !capable(CAP_NET_ADMIN) ||
  4886. (card->options.layer2) ) {
  4887. rc = -EPERM;
  4888. break;
  4889. }
  4890. if (copy_from_user(&arp_entry, rq->ifr_ifru.ifru_data,
  4891. sizeof(struct qeth_arp_cache_entry)))
  4892. rc = -EFAULT;
  4893. else
  4894. rc = qeth_arp_remove_entry(card, &arp_entry);
  4895. break;
  4896. case SIOC_QETH_ARP_FLUSH_CACHE:
  4897. if ( !capable(CAP_NET_ADMIN) ||
  4898. (card->options.layer2) ) {
  4899. rc = -EPERM;
  4900. break;
  4901. }
  4902. rc = qeth_arp_flush_cache(card);
  4903. break;
  4904. case SIOC_QETH_ADP_SET_SNMP_CONTROL:
  4905. rc = qeth_snmp_command(card, rq->ifr_ifru.ifru_data);
  4906. break;
  4907. case SIOC_QETH_GET_CARD_TYPE:
  4908. if ((card->info.type == QETH_CARD_TYPE_OSAE) &&
  4909. !card->info.guestlan)
  4910. return 1;
  4911. return 0;
  4912. break;
  4913. case SIOCGMIIPHY:
  4914. mii_data = if_mii(rq);
  4915. mii_data->phy_id = 0;
  4916. break;
  4917. case SIOCGMIIREG:
  4918. mii_data = if_mii(rq);
  4919. if (mii_data->phy_id != 0)
  4920. rc = -EINVAL;
  4921. else
  4922. mii_data->val_out = qeth_mdio_read(dev,mii_data->phy_id,
  4923. mii_data->reg_num);
  4924. break;
  4925. default:
  4926. rc = -EOPNOTSUPP;
  4927. }
  4928. if (rc)
  4929. QETH_DBF_TEXT_(trace, 2, "ioce%d", rc);
  4930. return rc;
  4931. }
  4932. static struct net_device_stats *
  4933. qeth_get_stats(struct net_device *dev)
  4934. {
  4935. struct qeth_card *card;
  4936. card = (struct qeth_card *) (dev->priv);
  4937. QETH_DBF_TEXT(trace,5,"getstat");
  4938. return &card->stats;
  4939. }
  4940. static int
  4941. qeth_change_mtu(struct net_device *dev, int new_mtu)
  4942. {
  4943. struct qeth_card *card;
  4944. char dbf_text[15];
  4945. card = (struct qeth_card *) (dev->priv);
  4946. QETH_DBF_TEXT(trace,4,"chgmtu");
  4947. sprintf(dbf_text, "%8x", new_mtu);
  4948. QETH_DBF_TEXT(trace,4,dbf_text);
  4949. if (new_mtu < 64)
  4950. return -EINVAL;
  4951. if (new_mtu > 65535)
  4952. return -EINVAL;
  4953. if ((!qeth_is_supported(card,IPA_IP_FRAGMENTATION)) &&
  4954. (!qeth_mtu_is_valid(card, new_mtu)))
  4955. return -EINVAL;
  4956. dev->mtu = new_mtu;
  4957. return 0;
  4958. }
  4959. #ifdef CONFIG_QETH_VLAN
  4960. static void
  4961. qeth_vlan_rx_register(struct net_device *dev, struct vlan_group *grp)
  4962. {
  4963. struct qeth_card *card;
  4964. unsigned long flags;
  4965. QETH_DBF_TEXT(trace,4,"vlanreg");
  4966. card = (struct qeth_card *) dev->priv;
  4967. spin_lock_irqsave(&card->vlanlock, flags);
  4968. card->vlangrp = grp;
  4969. spin_unlock_irqrestore(&card->vlanlock, flags);
  4970. }
  4971. static void
  4972. qeth_free_vlan_buffer(struct qeth_card *card, struct qeth_qdio_out_buffer *buf,
  4973. unsigned short vid)
  4974. {
  4975. int i;
  4976. struct sk_buff *skb;
  4977. struct sk_buff_head tmp_list;
  4978. skb_queue_head_init(&tmp_list);
  4979. lockdep_set_class(&tmp_list.lock, &qdio_out_skb_queue_key);
  4980. for(i = 0; i < QETH_MAX_BUFFER_ELEMENTS(card); ++i){
  4981. while ((skb = skb_dequeue(&buf->skb_list))){
  4982. if (vlan_tx_tag_present(skb) &&
  4983. (vlan_tx_tag_get(skb) == vid)) {
  4984. atomic_dec(&skb->users);
  4985. dev_kfree_skb(skb);
  4986. } else
  4987. skb_queue_tail(&tmp_list, skb);
  4988. }
  4989. }
  4990. while ((skb = skb_dequeue(&tmp_list)))
  4991. skb_queue_tail(&buf->skb_list, skb);
  4992. }
  4993. static void
  4994. qeth_free_vlan_skbs(struct qeth_card *card, unsigned short vid)
  4995. {
  4996. int i, j;
  4997. QETH_DBF_TEXT(trace, 4, "frvlskbs");
  4998. for (i = 0; i < card->qdio.no_out_queues; ++i){
  4999. for (j = 0; j < QDIO_MAX_BUFFERS_PER_Q; ++j)
  5000. qeth_free_vlan_buffer(card, &card->qdio.
  5001. out_qs[i]->bufs[j], vid);
  5002. }
  5003. }
  5004. static void
  5005. qeth_free_vlan_addresses4(struct qeth_card *card, unsigned short vid)
  5006. {
  5007. struct in_device *in_dev;
  5008. struct in_ifaddr *ifa;
  5009. struct qeth_ipaddr *addr;
  5010. QETH_DBF_TEXT(trace, 4, "frvaddr4");
  5011. rcu_read_lock();
  5012. in_dev = __in_dev_get_rcu(vlan_group_get_device(card->vlangrp, vid));
  5013. if (!in_dev)
  5014. goto out;
  5015. for (ifa = in_dev->ifa_list; ifa; ifa = ifa->ifa_next) {
  5016. addr = qeth_get_addr_buffer(QETH_PROT_IPV4);
  5017. if (addr){
  5018. addr->u.a4.addr = ifa->ifa_address;
  5019. addr->u.a4.mask = ifa->ifa_mask;
  5020. addr->type = QETH_IP_TYPE_NORMAL;
  5021. if (!qeth_delete_ip(card, addr))
  5022. kfree(addr);
  5023. }
  5024. }
  5025. out:
  5026. rcu_read_unlock();
  5027. }
  5028. static void
  5029. qeth_free_vlan_addresses6(struct qeth_card *card, unsigned short vid)
  5030. {
  5031. #ifdef CONFIG_QETH_IPV6
  5032. struct inet6_dev *in6_dev;
  5033. struct inet6_ifaddr *ifa;
  5034. struct qeth_ipaddr *addr;
  5035. QETH_DBF_TEXT(trace, 4, "frvaddr6");
  5036. in6_dev = in6_dev_get(vlan_group_get_device(card->vlangrp, vid));
  5037. if (!in6_dev)
  5038. return;
  5039. for (ifa = in6_dev->addr_list; ifa; ifa = ifa->lst_next){
  5040. addr = qeth_get_addr_buffer(QETH_PROT_IPV6);
  5041. if (addr){
  5042. memcpy(&addr->u.a6.addr, &ifa->addr,
  5043. sizeof(struct in6_addr));
  5044. addr->u.a6.pfxlen = ifa->prefix_len;
  5045. addr->type = QETH_IP_TYPE_NORMAL;
  5046. if (!qeth_delete_ip(card, addr))
  5047. kfree(addr);
  5048. }
  5049. }
  5050. in6_dev_put(in6_dev);
  5051. #endif /* CONFIG_QETH_IPV6 */
  5052. }
  5053. static void
  5054. qeth_free_vlan_addresses(struct qeth_card *card, unsigned short vid)
  5055. {
  5056. if (card->options.layer2 || !card->vlangrp)
  5057. return;
  5058. qeth_free_vlan_addresses4(card, vid);
  5059. qeth_free_vlan_addresses6(card, vid);
  5060. }
  5061. static int
  5062. qeth_layer2_send_setdelvlan_cb(struct qeth_card *card,
  5063. struct qeth_reply *reply,
  5064. unsigned long data)
  5065. {
  5066. struct qeth_ipa_cmd *cmd;
  5067. QETH_DBF_TEXT(trace, 2, "L2sdvcb");
  5068. cmd = (struct qeth_ipa_cmd *) data;
  5069. if (cmd->hdr.return_code) {
  5070. PRINT_ERR("Error in processing VLAN %i on %s: 0x%x. "
  5071. "Continuing\n",cmd->data.setdelvlan.vlan_id,
  5072. QETH_CARD_IFNAME(card), cmd->hdr.return_code);
  5073. QETH_DBF_TEXT_(trace, 2, "L2VL%4x", cmd->hdr.command);
  5074. QETH_DBF_TEXT_(trace, 2, "L2%s", CARD_BUS_ID(card));
  5075. QETH_DBF_TEXT_(trace, 2, "err%d", cmd->hdr.return_code);
  5076. }
  5077. return 0;
  5078. }
  5079. static int
  5080. qeth_layer2_send_setdelvlan(struct qeth_card *card, __u16 i,
  5081. enum qeth_ipa_cmds ipacmd)
  5082. {
  5083. struct qeth_ipa_cmd *cmd;
  5084. struct qeth_cmd_buffer *iob;
  5085. QETH_DBF_TEXT_(trace, 4, "L2sdv%x",ipacmd);
  5086. iob = qeth_get_ipacmd_buffer(card, ipacmd, QETH_PROT_IPV4);
  5087. cmd = (struct qeth_ipa_cmd *)(iob->data+IPA_PDU_HEADER_SIZE);
  5088. cmd->data.setdelvlan.vlan_id = i;
  5089. return qeth_send_ipa_cmd(card, iob,
  5090. qeth_layer2_send_setdelvlan_cb, NULL);
  5091. }
  5092. static void
  5093. qeth_layer2_process_vlans(struct qeth_card *card, int clear)
  5094. {
  5095. unsigned short i;
  5096. QETH_DBF_TEXT(trace, 3, "L2prcvln");
  5097. if (!card->vlangrp)
  5098. return;
  5099. for (i = 0; i < VLAN_GROUP_ARRAY_LEN; i++) {
  5100. if (vlan_group_get_device(card->vlangrp, i) == NULL)
  5101. continue;
  5102. if (clear)
  5103. qeth_layer2_send_setdelvlan(card, i, IPA_CMD_DELVLAN);
  5104. else
  5105. qeth_layer2_send_setdelvlan(card, i, IPA_CMD_SETVLAN);
  5106. }
  5107. }
  5108. /*add_vid is layer 2 used only ....*/
  5109. static void
  5110. qeth_vlan_rx_add_vid(struct net_device *dev, unsigned short vid)
  5111. {
  5112. struct qeth_card *card;
  5113. QETH_DBF_TEXT_(trace, 4, "aid:%d", vid);
  5114. card = (struct qeth_card *) dev->priv;
  5115. if (!card->options.layer2)
  5116. return;
  5117. qeth_layer2_send_setdelvlan(card, vid, IPA_CMD_SETVLAN);
  5118. }
  5119. /*... kill_vid used for both modes*/
  5120. static void
  5121. qeth_vlan_rx_kill_vid(struct net_device *dev, unsigned short vid)
  5122. {
  5123. struct qeth_card *card;
  5124. unsigned long flags;
  5125. QETH_DBF_TEXT_(trace, 4, "kid:%d", vid);
  5126. card = (struct qeth_card *) dev->priv;
  5127. /* free all skbs for the vlan device */
  5128. qeth_free_vlan_skbs(card, vid);
  5129. spin_lock_irqsave(&card->vlanlock, flags);
  5130. /* unregister IP addresses of vlan device */
  5131. qeth_free_vlan_addresses(card, vid);
  5132. vlan_group_set_device(card->vlangrp, vid, NULL);
  5133. spin_unlock_irqrestore(&card->vlanlock, flags);
  5134. if (card->options.layer2)
  5135. qeth_layer2_send_setdelvlan(card, vid, IPA_CMD_DELVLAN);
  5136. qeth_set_multicast_list(card->dev);
  5137. }
  5138. #endif
  5139. /**
  5140. * Examine hardware response to SET_PROMISC_MODE
  5141. */
  5142. static int
  5143. qeth_setadp_promisc_mode_cb(struct qeth_card *card,
  5144. struct qeth_reply *reply,
  5145. unsigned long data)
  5146. {
  5147. struct qeth_ipa_cmd *cmd;
  5148. struct qeth_ipacmd_setadpparms *setparms;
  5149. QETH_DBF_TEXT(trace,4,"prmadpcb");
  5150. cmd = (struct qeth_ipa_cmd *) data;
  5151. setparms = &(cmd->data.setadapterparms);
  5152. qeth_default_setadapterparms_cb(card, reply, (unsigned long)cmd);
  5153. if (cmd->hdr.return_code) {
  5154. QETH_DBF_TEXT_(trace,4,"prmrc%2.2x",cmd->hdr.return_code);
  5155. setparms->data.mode = SET_PROMISC_MODE_OFF;
  5156. }
  5157. card->info.promisc_mode = setparms->data.mode;
  5158. return 0;
  5159. }
  5160. /*
  5161. * Set promiscuous mode (on or off) (SET_PROMISC_MODE command)
  5162. */
  5163. static void
  5164. qeth_setadp_promisc_mode(struct qeth_card *card)
  5165. {
  5166. enum qeth_ipa_promisc_modes mode;
  5167. struct net_device *dev = card->dev;
  5168. struct qeth_cmd_buffer *iob;
  5169. struct qeth_ipa_cmd *cmd;
  5170. QETH_DBF_TEXT(trace, 4, "setprom");
  5171. if (((dev->flags & IFF_PROMISC) &&
  5172. (card->info.promisc_mode == SET_PROMISC_MODE_ON)) ||
  5173. (!(dev->flags & IFF_PROMISC) &&
  5174. (card->info.promisc_mode == SET_PROMISC_MODE_OFF)))
  5175. return;
  5176. mode = SET_PROMISC_MODE_OFF;
  5177. if (dev->flags & IFF_PROMISC)
  5178. mode = SET_PROMISC_MODE_ON;
  5179. QETH_DBF_TEXT_(trace, 4, "mode:%x", mode);
  5180. iob = qeth_get_adapter_cmd(card, IPA_SETADP_SET_PROMISC_MODE,
  5181. sizeof(struct qeth_ipacmd_setadpparms));
  5182. cmd = (struct qeth_ipa_cmd *)(iob->data + IPA_PDU_HEADER_SIZE);
  5183. cmd->data.setadapterparms.data.mode = mode;
  5184. qeth_send_ipa_cmd(card, iob, qeth_setadp_promisc_mode_cb, NULL);
  5185. }
  5186. /**
  5187. * set multicast address on card
  5188. */
  5189. static void
  5190. qeth_set_multicast_list(struct net_device *dev)
  5191. {
  5192. struct qeth_card *card = (struct qeth_card *) dev->priv;
  5193. if (card->info.type == QETH_CARD_TYPE_OSN)
  5194. return ;
  5195. QETH_DBF_TEXT(trace, 3, "setmulti");
  5196. qeth_delete_mc_addresses(card);
  5197. if (card->options.layer2) {
  5198. qeth_layer2_add_multicast(card);
  5199. goto out;
  5200. }
  5201. qeth_add_multicast_ipv4(card);
  5202. #ifdef CONFIG_QETH_IPV6
  5203. qeth_add_multicast_ipv6(card);
  5204. #endif
  5205. out:
  5206. qeth_set_ip_addr_list(card);
  5207. if (!qeth_adp_supported(card, IPA_SETADP_SET_PROMISC_MODE))
  5208. return;
  5209. qeth_setadp_promisc_mode(card);
  5210. }
  5211. static int
  5212. qeth_neigh_setup(struct net_device *dev, struct neigh_parms *np)
  5213. {
  5214. return 0;
  5215. }
  5216. static void
  5217. qeth_get_mac_for_ipm(__u32 ipm, char *mac, struct net_device *dev)
  5218. {
  5219. if (dev->type == ARPHRD_IEEE802_TR)
  5220. ip_tr_mc_map(ipm, mac);
  5221. else
  5222. ip_eth_mc_map(ipm, mac);
  5223. }
  5224. static struct qeth_ipaddr *
  5225. qeth_get_addr_buffer(enum qeth_prot_versions prot)
  5226. {
  5227. struct qeth_ipaddr *addr;
  5228. addr = kzalloc(sizeof(struct qeth_ipaddr), GFP_ATOMIC);
  5229. if (addr == NULL) {
  5230. PRINT_WARN("Not enough memory to add address\n");
  5231. return NULL;
  5232. }
  5233. addr->type = QETH_IP_TYPE_NORMAL;
  5234. addr->proto = prot;
  5235. return addr;
  5236. }
  5237. int
  5238. qeth_osn_assist(struct net_device *dev,
  5239. void *data,
  5240. int data_len)
  5241. {
  5242. struct qeth_cmd_buffer *iob;
  5243. struct qeth_card *card;
  5244. int rc;
  5245. QETH_DBF_TEXT(trace, 2, "osnsdmc");
  5246. if (!dev)
  5247. return -ENODEV;
  5248. card = (struct qeth_card *)dev->priv;
  5249. if (!card)
  5250. return -ENODEV;
  5251. if ((card->state != CARD_STATE_UP) &&
  5252. (card->state != CARD_STATE_SOFTSETUP))
  5253. return -ENODEV;
  5254. iob = qeth_wait_for_buffer(&card->write);
  5255. memcpy(iob->data+IPA_PDU_HEADER_SIZE, data, data_len);
  5256. rc = qeth_osn_send_ipa_cmd(card, iob, data_len);
  5257. return rc;
  5258. }
  5259. static struct net_device *
  5260. qeth_netdev_by_devno(unsigned char *read_dev_no)
  5261. {
  5262. struct qeth_card *card;
  5263. struct net_device *ndev;
  5264. unsigned char *readno;
  5265. __u16 temp_dev_no, card_dev_no;
  5266. char *endp;
  5267. unsigned long flags;
  5268. ndev = NULL;
  5269. memcpy(&temp_dev_no, read_dev_no, 2);
  5270. read_lock_irqsave(&qeth_card_list.rwlock, flags);
  5271. list_for_each_entry(card, &qeth_card_list.list, list) {
  5272. readno = CARD_RDEV_ID(card);
  5273. readno += (strlen(readno) - 4);
  5274. card_dev_no = simple_strtoul(readno, &endp, 16);
  5275. if (card_dev_no == temp_dev_no) {
  5276. ndev = card->dev;
  5277. break;
  5278. }
  5279. }
  5280. read_unlock_irqrestore(&qeth_card_list.rwlock, flags);
  5281. return ndev;
  5282. }
  5283. int
  5284. qeth_osn_register(unsigned char *read_dev_no,
  5285. struct net_device **dev,
  5286. int (*assist_cb)(struct net_device *, void *),
  5287. int (*data_cb)(struct sk_buff *))
  5288. {
  5289. struct qeth_card * card;
  5290. QETH_DBF_TEXT(trace, 2, "osnreg");
  5291. *dev = qeth_netdev_by_devno(read_dev_no);
  5292. if (*dev == NULL)
  5293. return -ENODEV;
  5294. card = (struct qeth_card *)(*dev)->priv;
  5295. if (!card)
  5296. return -ENODEV;
  5297. if ((assist_cb == NULL) || (data_cb == NULL))
  5298. return -EINVAL;
  5299. card->osn_info.assist_cb = assist_cb;
  5300. card->osn_info.data_cb = data_cb;
  5301. return 0;
  5302. }
  5303. void
  5304. qeth_osn_deregister(struct net_device * dev)
  5305. {
  5306. struct qeth_card *card;
  5307. QETH_DBF_TEXT(trace, 2, "osndereg");
  5308. if (!dev)
  5309. return;
  5310. card = (struct qeth_card *)dev->priv;
  5311. if (!card)
  5312. return;
  5313. card->osn_info.assist_cb = NULL;
  5314. card->osn_info.data_cb = NULL;
  5315. return;
  5316. }
  5317. static void
  5318. qeth_delete_mc_addresses(struct qeth_card *card)
  5319. {
  5320. struct qeth_ipaddr *iptodo;
  5321. unsigned long flags;
  5322. QETH_DBF_TEXT(trace,4,"delmc");
  5323. iptodo = qeth_get_addr_buffer(QETH_PROT_IPV4);
  5324. if (!iptodo) {
  5325. QETH_DBF_TEXT(trace, 2, "dmcnomem");
  5326. return;
  5327. }
  5328. iptodo->type = QETH_IP_TYPE_DEL_ALL_MC;
  5329. spin_lock_irqsave(&card->ip_lock, flags);
  5330. if (!__qeth_insert_ip_todo(card, iptodo, 0))
  5331. kfree(iptodo);
  5332. spin_unlock_irqrestore(&card->ip_lock, flags);
  5333. }
  5334. static void
  5335. qeth_add_mc(struct qeth_card *card, struct in_device *in4_dev)
  5336. {
  5337. struct qeth_ipaddr *ipm;
  5338. struct ip_mc_list *im4;
  5339. char buf[MAX_ADDR_LEN];
  5340. QETH_DBF_TEXT(trace,4,"addmc");
  5341. for (im4 = in4_dev->mc_list; im4; im4 = im4->next) {
  5342. qeth_get_mac_for_ipm(im4->multiaddr, buf, in4_dev->dev);
  5343. ipm = qeth_get_addr_buffer(QETH_PROT_IPV4);
  5344. if (!ipm)
  5345. continue;
  5346. ipm->u.a4.addr = im4->multiaddr;
  5347. memcpy(ipm->mac,buf,OSA_ADDR_LEN);
  5348. ipm->is_multicast = 1;
  5349. if (!qeth_add_ip(card,ipm))
  5350. kfree(ipm);
  5351. }
  5352. }
  5353. static inline void
  5354. qeth_add_vlan_mc(struct qeth_card *card)
  5355. {
  5356. #ifdef CONFIG_QETH_VLAN
  5357. struct in_device *in_dev;
  5358. struct vlan_group *vg;
  5359. int i;
  5360. QETH_DBF_TEXT(trace,4,"addmcvl");
  5361. if ( ((card->options.layer2 == 0) &&
  5362. (!qeth_is_supported(card,IPA_FULL_VLAN))) ||
  5363. (card->vlangrp == NULL) )
  5364. return ;
  5365. vg = card->vlangrp;
  5366. for (i = 0; i < VLAN_GROUP_ARRAY_LEN; i++) {
  5367. struct net_device *netdev = vlan_group_get_device(vg, i);
  5368. if (netdev == NULL ||
  5369. !(netdev->flags & IFF_UP))
  5370. continue;
  5371. in_dev = in_dev_get(netdev);
  5372. if (!in_dev)
  5373. continue;
  5374. read_lock(&in_dev->mc_list_lock);
  5375. qeth_add_mc(card,in_dev);
  5376. read_unlock(&in_dev->mc_list_lock);
  5377. in_dev_put(in_dev);
  5378. }
  5379. #endif
  5380. }
  5381. static void
  5382. qeth_add_multicast_ipv4(struct qeth_card *card)
  5383. {
  5384. struct in_device *in4_dev;
  5385. QETH_DBF_TEXT(trace,4,"chkmcv4");
  5386. in4_dev = in_dev_get(card->dev);
  5387. if (in4_dev == NULL)
  5388. return;
  5389. read_lock(&in4_dev->mc_list_lock);
  5390. qeth_add_mc(card, in4_dev);
  5391. qeth_add_vlan_mc(card);
  5392. read_unlock(&in4_dev->mc_list_lock);
  5393. in_dev_put(in4_dev);
  5394. }
  5395. static void
  5396. qeth_layer2_add_multicast(struct qeth_card *card)
  5397. {
  5398. struct qeth_ipaddr *ipm;
  5399. struct dev_mc_list *dm;
  5400. QETH_DBF_TEXT(trace,4,"L2addmc");
  5401. for (dm = card->dev->mc_list; dm; dm = dm->next) {
  5402. ipm = qeth_get_addr_buffer(QETH_PROT_IPV4);
  5403. if (!ipm)
  5404. continue;
  5405. memcpy(ipm->mac,dm->dmi_addr,MAX_ADDR_LEN);
  5406. ipm->is_multicast = 1;
  5407. if (!qeth_add_ip(card, ipm))
  5408. kfree(ipm);
  5409. }
  5410. }
  5411. #ifdef CONFIG_QETH_IPV6
  5412. static void
  5413. qeth_add_mc6(struct qeth_card *card, struct inet6_dev *in6_dev)
  5414. {
  5415. struct qeth_ipaddr *ipm;
  5416. struct ifmcaddr6 *im6;
  5417. char buf[MAX_ADDR_LEN];
  5418. QETH_DBF_TEXT(trace,4,"addmc6");
  5419. for (im6 = in6_dev->mc_list; im6 != NULL; im6 = im6->next) {
  5420. ndisc_mc_map(&im6->mca_addr, buf, in6_dev->dev, 0);
  5421. ipm = qeth_get_addr_buffer(QETH_PROT_IPV6);
  5422. if (!ipm)
  5423. continue;
  5424. ipm->is_multicast = 1;
  5425. memcpy(ipm->mac,buf,OSA_ADDR_LEN);
  5426. memcpy(&ipm->u.a6.addr,&im6->mca_addr.s6_addr,
  5427. sizeof(struct in6_addr));
  5428. if (!qeth_add_ip(card,ipm))
  5429. kfree(ipm);
  5430. }
  5431. }
  5432. static inline void
  5433. qeth_add_vlan_mc6(struct qeth_card *card)
  5434. {
  5435. #ifdef CONFIG_QETH_VLAN
  5436. struct inet6_dev *in_dev;
  5437. struct vlan_group *vg;
  5438. int i;
  5439. QETH_DBF_TEXT(trace,4,"admc6vl");
  5440. if ( ((card->options.layer2 == 0) &&
  5441. (!qeth_is_supported(card,IPA_FULL_VLAN))) ||
  5442. (card->vlangrp == NULL))
  5443. return ;
  5444. vg = card->vlangrp;
  5445. for (i = 0; i < VLAN_GROUP_ARRAY_LEN; i++) {
  5446. struct net_device *netdev = vlan_group_get_device(vg, i);
  5447. if (netdev == NULL ||
  5448. !(netdev->flags & IFF_UP))
  5449. continue;
  5450. in_dev = in6_dev_get(netdev);
  5451. if (!in_dev)
  5452. continue;
  5453. read_lock_bh(&in_dev->lock);
  5454. qeth_add_mc6(card,in_dev);
  5455. read_unlock_bh(&in_dev->lock);
  5456. in6_dev_put(in_dev);
  5457. }
  5458. #endif /* CONFIG_QETH_VLAN */
  5459. }
  5460. static void
  5461. qeth_add_multicast_ipv6(struct qeth_card *card)
  5462. {
  5463. struct inet6_dev *in6_dev;
  5464. QETH_DBF_TEXT(trace,4,"chkmcv6");
  5465. if (!qeth_is_supported(card, IPA_IPV6))
  5466. return ;
  5467. in6_dev = in6_dev_get(card->dev);
  5468. if (in6_dev == NULL)
  5469. return;
  5470. read_lock_bh(&in6_dev->lock);
  5471. qeth_add_mc6(card, in6_dev);
  5472. qeth_add_vlan_mc6(card);
  5473. read_unlock_bh(&in6_dev->lock);
  5474. in6_dev_put(in6_dev);
  5475. }
  5476. #endif /* CONFIG_QETH_IPV6 */
  5477. static int
  5478. qeth_layer2_send_setdelmac(struct qeth_card *card, __u8 *mac,
  5479. enum qeth_ipa_cmds ipacmd,
  5480. int (*reply_cb) (struct qeth_card *,
  5481. struct qeth_reply*,
  5482. unsigned long))
  5483. {
  5484. struct qeth_ipa_cmd *cmd;
  5485. struct qeth_cmd_buffer *iob;
  5486. QETH_DBF_TEXT(trace, 2, "L2sdmac");
  5487. iob = qeth_get_ipacmd_buffer(card, ipacmd, QETH_PROT_IPV4);
  5488. cmd = (struct qeth_ipa_cmd *)(iob->data+IPA_PDU_HEADER_SIZE);
  5489. cmd->data.setdelmac.mac_length = OSA_ADDR_LEN;
  5490. memcpy(&cmd->data.setdelmac.mac, mac, OSA_ADDR_LEN);
  5491. return qeth_send_ipa_cmd(card, iob, reply_cb, NULL);
  5492. }
  5493. static int
  5494. qeth_layer2_send_setgroupmac_cb(struct qeth_card *card,
  5495. struct qeth_reply *reply,
  5496. unsigned long data)
  5497. {
  5498. struct qeth_ipa_cmd *cmd;
  5499. __u8 *mac;
  5500. QETH_DBF_TEXT(trace, 2, "L2Sgmacb");
  5501. cmd = (struct qeth_ipa_cmd *) data;
  5502. mac = &cmd->data.setdelmac.mac[0];
  5503. /* MAC already registered, needed in couple/uncouple case */
  5504. if (cmd->hdr.return_code == 0x2005) {
  5505. PRINT_WARN("Group MAC %02x:%02x:%02x:%02x:%02x:%02x " \
  5506. "already existing on %s \n",
  5507. mac[0], mac[1], mac[2], mac[3], mac[4], mac[5],
  5508. QETH_CARD_IFNAME(card));
  5509. cmd->hdr.return_code = 0;
  5510. }
  5511. if (cmd->hdr.return_code)
  5512. PRINT_ERR("Could not set group MAC " \
  5513. "%02x:%02x:%02x:%02x:%02x:%02x on %s: %x\n",
  5514. mac[0], mac[1], mac[2], mac[3], mac[4], mac[5],
  5515. QETH_CARD_IFNAME(card),cmd->hdr.return_code);
  5516. return 0;
  5517. }
  5518. static int
  5519. qeth_layer2_send_setgroupmac(struct qeth_card *card, __u8 *mac)
  5520. {
  5521. QETH_DBF_TEXT(trace, 2, "L2Sgmac");
  5522. return qeth_layer2_send_setdelmac(card, mac, IPA_CMD_SETGMAC,
  5523. qeth_layer2_send_setgroupmac_cb);
  5524. }
  5525. static int
  5526. qeth_layer2_send_delgroupmac_cb(struct qeth_card *card,
  5527. struct qeth_reply *reply,
  5528. unsigned long data)
  5529. {
  5530. struct qeth_ipa_cmd *cmd;
  5531. __u8 *mac;
  5532. QETH_DBF_TEXT(trace, 2, "L2Dgmacb");
  5533. cmd = (struct qeth_ipa_cmd *) data;
  5534. mac = &cmd->data.setdelmac.mac[0];
  5535. if (cmd->hdr.return_code)
  5536. PRINT_ERR("Could not delete group MAC " \
  5537. "%02x:%02x:%02x:%02x:%02x:%02x on %s: %x\n",
  5538. mac[0], mac[1], mac[2], mac[3], mac[4], mac[5],
  5539. QETH_CARD_IFNAME(card), cmd->hdr.return_code);
  5540. return 0;
  5541. }
  5542. static int
  5543. qeth_layer2_send_delgroupmac(struct qeth_card *card, __u8 *mac)
  5544. {
  5545. QETH_DBF_TEXT(trace, 2, "L2Dgmac");
  5546. return qeth_layer2_send_setdelmac(card, mac, IPA_CMD_DELGMAC,
  5547. qeth_layer2_send_delgroupmac_cb);
  5548. }
  5549. static int
  5550. qeth_layer2_send_setmac_cb(struct qeth_card *card,
  5551. struct qeth_reply *reply,
  5552. unsigned long data)
  5553. {
  5554. struct qeth_ipa_cmd *cmd;
  5555. QETH_DBF_TEXT(trace, 2, "L2Smaccb");
  5556. cmd = (struct qeth_ipa_cmd *) data;
  5557. if (cmd->hdr.return_code) {
  5558. QETH_DBF_TEXT_(trace, 2, "L2er%x", cmd->hdr.return_code);
  5559. card->info.mac_bits &= ~QETH_LAYER2_MAC_REGISTERED;
  5560. cmd->hdr.return_code = -EIO;
  5561. } else {
  5562. card->info.mac_bits |= QETH_LAYER2_MAC_REGISTERED;
  5563. memcpy(card->dev->dev_addr,cmd->data.setdelmac.mac,
  5564. OSA_ADDR_LEN);
  5565. PRINT_INFO("MAC address %2.2x:%2.2x:%2.2x:%2.2x:%2.2x:%2.2x "
  5566. "successfully registered on device %s\n",
  5567. card->dev->dev_addr[0], card->dev->dev_addr[1],
  5568. card->dev->dev_addr[2], card->dev->dev_addr[3],
  5569. card->dev->dev_addr[4], card->dev->dev_addr[5],
  5570. card->dev->name);
  5571. }
  5572. return 0;
  5573. }
  5574. static int
  5575. qeth_layer2_send_setmac(struct qeth_card *card, __u8 *mac)
  5576. {
  5577. QETH_DBF_TEXT(trace, 2, "L2Setmac");
  5578. return qeth_layer2_send_setdelmac(card, mac, IPA_CMD_SETVMAC,
  5579. qeth_layer2_send_setmac_cb);
  5580. }
  5581. static int
  5582. qeth_layer2_send_delmac_cb(struct qeth_card *card,
  5583. struct qeth_reply *reply,
  5584. unsigned long data)
  5585. {
  5586. struct qeth_ipa_cmd *cmd;
  5587. QETH_DBF_TEXT(trace, 2, "L2Dmaccb");
  5588. cmd = (struct qeth_ipa_cmd *) data;
  5589. if (cmd->hdr.return_code) {
  5590. QETH_DBF_TEXT_(trace, 2, "err%d", cmd->hdr.return_code);
  5591. cmd->hdr.return_code = -EIO;
  5592. return 0;
  5593. }
  5594. card->info.mac_bits &= ~QETH_LAYER2_MAC_REGISTERED;
  5595. return 0;
  5596. }
  5597. static int
  5598. qeth_layer2_send_delmac(struct qeth_card *card, __u8 *mac)
  5599. {
  5600. QETH_DBF_TEXT(trace, 2, "L2Delmac");
  5601. if (!(card->info.mac_bits & QETH_LAYER2_MAC_REGISTERED))
  5602. return 0;
  5603. return qeth_layer2_send_setdelmac(card, mac, IPA_CMD_DELVMAC,
  5604. qeth_layer2_send_delmac_cb);
  5605. }
  5606. static int
  5607. qeth_layer2_set_mac_address(struct net_device *dev, void *p)
  5608. {
  5609. struct sockaddr *addr = p;
  5610. struct qeth_card *card;
  5611. int rc = 0;
  5612. QETH_DBF_TEXT(trace, 3, "setmac");
  5613. if (qeth_verify_dev(dev) != QETH_REAL_CARD) {
  5614. QETH_DBF_TEXT(trace, 3, "setmcINV");
  5615. return -EOPNOTSUPP;
  5616. }
  5617. card = (struct qeth_card *) dev->priv;
  5618. if (!card->options.layer2) {
  5619. PRINT_WARN("Setting MAC address on %s is not supported "
  5620. "in Layer 3 mode.\n", dev->name);
  5621. QETH_DBF_TEXT(trace, 3, "setmcLY3");
  5622. return -EOPNOTSUPP;
  5623. }
  5624. if (card->info.type == QETH_CARD_TYPE_OSN) {
  5625. PRINT_WARN("Setting MAC address on %s is not supported.\n",
  5626. dev->name);
  5627. QETH_DBF_TEXT(trace, 3, "setmcOSN");
  5628. return -EOPNOTSUPP;
  5629. }
  5630. QETH_DBF_TEXT_(trace, 3, "%s", CARD_BUS_ID(card));
  5631. QETH_DBF_HEX(trace, 3, addr->sa_data, OSA_ADDR_LEN);
  5632. rc = qeth_layer2_send_delmac(card, &card->dev->dev_addr[0]);
  5633. if (!rc)
  5634. rc = qeth_layer2_send_setmac(card, addr->sa_data);
  5635. return rc;
  5636. }
  5637. static void
  5638. qeth_fill_ipacmd_header(struct qeth_card *card, struct qeth_ipa_cmd *cmd,
  5639. __u8 command, enum qeth_prot_versions prot)
  5640. {
  5641. memset(cmd, 0, sizeof (struct qeth_ipa_cmd));
  5642. cmd->hdr.command = command;
  5643. cmd->hdr.initiator = IPA_CMD_INITIATOR_HOST;
  5644. cmd->hdr.seqno = card->seqno.ipa;
  5645. cmd->hdr.adapter_type = qeth_get_ipa_adp_type(card->info.link_type);
  5646. cmd->hdr.rel_adapter_no = (__u8) card->info.portno;
  5647. if (card->options.layer2)
  5648. cmd->hdr.prim_version_no = 2;
  5649. else
  5650. cmd->hdr.prim_version_no = 1;
  5651. cmd->hdr.param_count = 1;
  5652. cmd->hdr.prot_version = prot;
  5653. cmd->hdr.ipa_supported = 0;
  5654. cmd->hdr.ipa_enabled = 0;
  5655. }
  5656. static struct qeth_cmd_buffer *
  5657. qeth_get_ipacmd_buffer(struct qeth_card *card, enum qeth_ipa_cmds ipacmd,
  5658. enum qeth_prot_versions prot)
  5659. {
  5660. struct qeth_cmd_buffer *iob;
  5661. struct qeth_ipa_cmd *cmd;
  5662. iob = qeth_wait_for_buffer(&card->write);
  5663. cmd = (struct qeth_ipa_cmd *)(iob->data+IPA_PDU_HEADER_SIZE);
  5664. qeth_fill_ipacmd_header(card, cmd, ipacmd, prot);
  5665. return iob;
  5666. }
  5667. static int
  5668. qeth_send_setdelmc(struct qeth_card *card, struct qeth_ipaddr *addr, int ipacmd)
  5669. {
  5670. int rc;
  5671. struct qeth_cmd_buffer *iob;
  5672. struct qeth_ipa_cmd *cmd;
  5673. QETH_DBF_TEXT(trace,4,"setdelmc");
  5674. iob = qeth_get_ipacmd_buffer(card, ipacmd, addr->proto);
  5675. cmd = (struct qeth_ipa_cmd *)(iob->data+IPA_PDU_HEADER_SIZE);
  5676. memcpy(&cmd->data.setdelipm.mac,addr->mac, OSA_ADDR_LEN);
  5677. if (addr->proto == QETH_PROT_IPV6)
  5678. memcpy(cmd->data.setdelipm.ip6, &addr->u.a6.addr,
  5679. sizeof(struct in6_addr));
  5680. else
  5681. memcpy(&cmd->data.setdelipm.ip4, &addr->u.a4.addr,4);
  5682. rc = qeth_send_ipa_cmd(card, iob, NULL, NULL);
  5683. return rc;
  5684. }
  5685. static void
  5686. qeth_fill_netmask(u8 *netmask, unsigned int len)
  5687. {
  5688. int i,j;
  5689. for (i=0;i<16;i++) {
  5690. j=(len)-(i*8);
  5691. if (j >= 8)
  5692. netmask[i] = 0xff;
  5693. else if (j > 0)
  5694. netmask[i] = (u8)(0xFF00>>j);
  5695. else
  5696. netmask[i] = 0;
  5697. }
  5698. }
  5699. static int
  5700. qeth_send_setdelip(struct qeth_card *card, struct qeth_ipaddr *addr,
  5701. int ipacmd, unsigned int flags)
  5702. {
  5703. int rc;
  5704. struct qeth_cmd_buffer *iob;
  5705. struct qeth_ipa_cmd *cmd;
  5706. __u8 netmask[16];
  5707. QETH_DBF_TEXT(trace,4,"setdelip");
  5708. QETH_DBF_TEXT_(trace,4,"flags%02X", flags);
  5709. iob = qeth_get_ipacmd_buffer(card, ipacmd, addr->proto);
  5710. cmd = (struct qeth_ipa_cmd *)(iob->data+IPA_PDU_HEADER_SIZE);
  5711. if (addr->proto == QETH_PROT_IPV6) {
  5712. memcpy(cmd->data.setdelip6.ip_addr, &addr->u.a6.addr,
  5713. sizeof(struct in6_addr));
  5714. qeth_fill_netmask(netmask,addr->u.a6.pfxlen);
  5715. memcpy(cmd->data.setdelip6.mask, netmask,
  5716. sizeof(struct in6_addr));
  5717. cmd->data.setdelip6.flags = flags;
  5718. } else {
  5719. memcpy(cmd->data.setdelip4.ip_addr, &addr->u.a4.addr, 4);
  5720. memcpy(cmd->data.setdelip4.mask, &addr->u.a4.mask, 4);
  5721. cmd->data.setdelip4.flags = flags;
  5722. }
  5723. rc = qeth_send_ipa_cmd(card, iob, NULL, NULL);
  5724. return rc;
  5725. }
  5726. static int
  5727. qeth_layer2_register_addr_entry(struct qeth_card *card,
  5728. struct qeth_ipaddr *addr)
  5729. {
  5730. if (!addr->is_multicast)
  5731. return 0;
  5732. QETH_DBF_TEXT(trace, 2, "setgmac");
  5733. QETH_DBF_HEX(trace,3,&addr->mac[0],OSA_ADDR_LEN);
  5734. return qeth_layer2_send_setgroupmac(card, &addr->mac[0]);
  5735. }
  5736. static int
  5737. qeth_layer2_deregister_addr_entry(struct qeth_card *card,
  5738. struct qeth_ipaddr *addr)
  5739. {
  5740. if (!addr->is_multicast)
  5741. return 0;
  5742. QETH_DBF_TEXT(trace, 2, "delgmac");
  5743. QETH_DBF_HEX(trace,3,&addr->mac[0],OSA_ADDR_LEN);
  5744. return qeth_layer2_send_delgroupmac(card, &addr->mac[0]);
  5745. }
  5746. static int
  5747. qeth_layer3_register_addr_entry(struct qeth_card *card,
  5748. struct qeth_ipaddr *addr)
  5749. {
  5750. char buf[50];
  5751. int rc;
  5752. int cnt = 3;
  5753. if (addr->proto == QETH_PROT_IPV4) {
  5754. QETH_DBF_TEXT(trace, 2,"setaddr4");
  5755. QETH_DBF_HEX(trace, 3, &addr->u.a4.addr, sizeof(int));
  5756. } else if (addr->proto == QETH_PROT_IPV6) {
  5757. QETH_DBF_TEXT(trace, 2, "setaddr6");
  5758. QETH_DBF_HEX(trace,3,&addr->u.a6.addr,8);
  5759. QETH_DBF_HEX(trace,3,((char *)&addr->u.a6.addr)+8,8);
  5760. } else {
  5761. QETH_DBF_TEXT(trace, 2, "setaddr?");
  5762. QETH_DBF_HEX(trace, 3, addr, sizeof(struct qeth_ipaddr));
  5763. }
  5764. do {
  5765. if (addr->is_multicast)
  5766. rc = qeth_send_setdelmc(card, addr, IPA_CMD_SETIPM);
  5767. else
  5768. rc = qeth_send_setdelip(card, addr, IPA_CMD_SETIP,
  5769. addr->set_flags);
  5770. if (rc)
  5771. QETH_DBF_TEXT(trace, 2, "failed");
  5772. } while ((--cnt > 0) && rc);
  5773. if (rc){
  5774. QETH_DBF_TEXT(trace, 2, "FAILED");
  5775. qeth_ipaddr_to_string(addr->proto, (u8 *)&addr->u, buf);
  5776. PRINT_WARN("Could not register IP address %s (rc=0x%x/%d)\n",
  5777. buf, rc, rc);
  5778. }
  5779. return rc;
  5780. }
  5781. static int
  5782. qeth_layer3_deregister_addr_entry(struct qeth_card *card,
  5783. struct qeth_ipaddr *addr)
  5784. {
  5785. //char buf[50];
  5786. int rc;
  5787. if (addr->proto == QETH_PROT_IPV4) {
  5788. QETH_DBF_TEXT(trace, 2,"deladdr4");
  5789. QETH_DBF_HEX(trace, 3, &addr->u.a4.addr, sizeof(int));
  5790. } else if (addr->proto == QETH_PROT_IPV6) {
  5791. QETH_DBF_TEXT(trace, 2, "deladdr6");
  5792. QETH_DBF_HEX(trace,3,&addr->u.a6.addr,8);
  5793. QETH_DBF_HEX(trace,3,((char *)&addr->u.a6.addr)+8,8);
  5794. } else {
  5795. QETH_DBF_TEXT(trace, 2, "deladdr?");
  5796. QETH_DBF_HEX(trace, 3, addr, sizeof(struct qeth_ipaddr));
  5797. }
  5798. if (addr->is_multicast)
  5799. rc = qeth_send_setdelmc(card, addr, IPA_CMD_DELIPM);
  5800. else
  5801. rc = qeth_send_setdelip(card, addr, IPA_CMD_DELIP,
  5802. addr->del_flags);
  5803. if (rc) {
  5804. QETH_DBF_TEXT(trace, 2, "failed");
  5805. /* TODO: re-activate this warning as soon as we have a
  5806. * clean mirco code
  5807. qeth_ipaddr_to_string(addr->proto, (u8 *)&addr->u, buf);
  5808. PRINT_WARN("Could not deregister IP address %s (rc=%x)\n",
  5809. buf, rc);
  5810. */
  5811. }
  5812. return rc;
  5813. }
  5814. static int
  5815. qeth_register_addr_entry(struct qeth_card *card, struct qeth_ipaddr *addr)
  5816. {
  5817. if (card->options.layer2)
  5818. return qeth_layer2_register_addr_entry(card, addr);
  5819. return qeth_layer3_register_addr_entry(card, addr);
  5820. }
  5821. static int
  5822. qeth_deregister_addr_entry(struct qeth_card *card, struct qeth_ipaddr *addr)
  5823. {
  5824. if (card->options.layer2)
  5825. return qeth_layer2_deregister_addr_entry(card, addr);
  5826. return qeth_layer3_deregister_addr_entry(card, addr);
  5827. }
  5828. static u32
  5829. qeth_ethtool_get_tx_csum(struct net_device *dev)
  5830. {
  5831. return (dev->features & NETIF_F_HW_CSUM) != 0;
  5832. }
  5833. static int
  5834. qeth_ethtool_set_tx_csum(struct net_device *dev, u32 data)
  5835. {
  5836. if (data)
  5837. dev->features |= NETIF_F_HW_CSUM;
  5838. else
  5839. dev->features &= ~NETIF_F_HW_CSUM;
  5840. return 0;
  5841. }
  5842. static u32
  5843. qeth_ethtool_get_rx_csum(struct net_device *dev)
  5844. {
  5845. struct qeth_card *card = (struct qeth_card *)dev->priv;
  5846. return (card->options.checksum_type == HW_CHECKSUMMING);
  5847. }
  5848. static int
  5849. qeth_ethtool_set_rx_csum(struct net_device *dev, u32 data)
  5850. {
  5851. struct qeth_card *card = (struct qeth_card *)dev->priv;
  5852. if ((card->state != CARD_STATE_DOWN) &&
  5853. (card->state != CARD_STATE_RECOVER))
  5854. return -EPERM;
  5855. if (data)
  5856. card->options.checksum_type = HW_CHECKSUMMING;
  5857. else
  5858. card->options.checksum_type = SW_CHECKSUMMING;
  5859. return 0;
  5860. }
  5861. static u32
  5862. qeth_ethtool_get_sg(struct net_device *dev)
  5863. {
  5864. struct qeth_card *card = (struct qeth_card *)dev->priv;
  5865. return ((card->options.large_send != QETH_LARGE_SEND_NO) &&
  5866. (dev->features & NETIF_F_SG));
  5867. }
  5868. static int
  5869. qeth_ethtool_set_sg(struct net_device *dev, u32 data)
  5870. {
  5871. struct qeth_card *card = (struct qeth_card *)dev->priv;
  5872. if (data) {
  5873. if (card->options.large_send != QETH_LARGE_SEND_NO)
  5874. dev->features |= NETIF_F_SG;
  5875. else {
  5876. dev->features &= ~NETIF_F_SG;
  5877. return -EINVAL;
  5878. }
  5879. } else
  5880. dev->features &= ~NETIF_F_SG;
  5881. return 0;
  5882. }
  5883. static u32
  5884. qeth_ethtool_get_tso(struct net_device *dev)
  5885. {
  5886. struct qeth_card *card = (struct qeth_card *)dev->priv;
  5887. return ((card->options.large_send != QETH_LARGE_SEND_NO) &&
  5888. (dev->features & NETIF_F_TSO));
  5889. }
  5890. static int
  5891. qeth_ethtool_set_tso(struct net_device *dev, u32 data)
  5892. {
  5893. struct qeth_card *card = (struct qeth_card *)dev->priv;
  5894. if (data) {
  5895. if (card->options.large_send != QETH_LARGE_SEND_NO)
  5896. dev->features |= NETIF_F_TSO;
  5897. else {
  5898. dev->features &= ~NETIF_F_TSO;
  5899. return -EINVAL;
  5900. }
  5901. } else
  5902. dev->features &= ~NETIF_F_TSO;
  5903. return 0;
  5904. }
  5905. static struct ethtool_ops qeth_ethtool_ops = {
  5906. .get_tx_csum = qeth_ethtool_get_tx_csum,
  5907. .set_tx_csum = qeth_ethtool_set_tx_csum,
  5908. .get_rx_csum = qeth_ethtool_get_rx_csum,
  5909. .set_rx_csum = qeth_ethtool_set_rx_csum,
  5910. .get_sg = qeth_ethtool_get_sg,
  5911. .set_sg = qeth_ethtool_set_sg,
  5912. .get_tso = qeth_ethtool_get_tso,
  5913. .set_tso = qeth_ethtool_set_tso,
  5914. };
  5915. static int
  5916. qeth_hard_header_parse(struct sk_buff *skb, unsigned char *haddr)
  5917. {
  5918. struct qeth_card *card;
  5919. struct ethhdr *eth;
  5920. card = qeth_get_card_from_dev(skb->dev);
  5921. if (card->options.layer2)
  5922. goto haveheader;
  5923. #ifdef CONFIG_QETH_IPV6
  5924. /* cause of the manipulated arp constructor and the ARP
  5925. flag for OSAE devices we have some nasty exceptions */
  5926. if (card->info.type == QETH_CARD_TYPE_OSAE) {
  5927. if (!card->options.fake_ll) {
  5928. if ((skb->pkt_type==PACKET_OUTGOING) &&
  5929. (skb->protocol==ETH_P_IPV6))
  5930. goto haveheader;
  5931. else
  5932. return 0;
  5933. } else {
  5934. if ((skb->pkt_type==PACKET_OUTGOING) &&
  5935. (skb->protocol==ETH_P_IP))
  5936. return 0;
  5937. else
  5938. goto haveheader;
  5939. }
  5940. }
  5941. #endif
  5942. if (!card->options.fake_ll)
  5943. return 0;
  5944. haveheader:
  5945. eth = eth_hdr(skb);
  5946. memcpy(haddr, eth->h_source, ETH_ALEN);
  5947. return ETH_ALEN;
  5948. }
  5949. static int
  5950. qeth_netdev_init(struct net_device *dev)
  5951. {
  5952. struct qeth_card *card;
  5953. card = (struct qeth_card *) dev->priv;
  5954. QETH_DBF_TEXT(trace,3,"initdev");
  5955. dev->tx_timeout = &qeth_tx_timeout;
  5956. dev->watchdog_timeo = QETH_TX_TIMEOUT;
  5957. dev->open = qeth_open;
  5958. dev->stop = qeth_stop;
  5959. dev->hard_start_xmit = qeth_hard_start_xmit;
  5960. dev->do_ioctl = qeth_do_ioctl;
  5961. dev->get_stats = qeth_get_stats;
  5962. dev->change_mtu = qeth_change_mtu;
  5963. dev->neigh_setup = qeth_neigh_setup;
  5964. dev->set_multicast_list = qeth_set_multicast_list;
  5965. #ifdef CONFIG_QETH_VLAN
  5966. dev->vlan_rx_register = qeth_vlan_rx_register;
  5967. dev->vlan_rx_kill_vid = qeth_vlan_rx_kill_vid;
  5968. dev->vlan_rx_add_vid = qeth_vlan_rx_add_vid;
  5969. #endif
  5970. if (qeth_get_netdev_flags(card) & IFF_NOARP) {
  5971. dev->rebuild_header = NULL;
  5972. dev->hard_header = NULL;
  5973. dev->header_cache_update = NULL;
  5974. dev->hard_header_cache = NULL;
  5975. }
  5976. #ifdef CONFIG_QETH_IPV6
  5977. /*IPv6 address autoconfiguration stuff*/
  5978. if (!(card->info.unique_id & UNIQUE_ID_NOT_BY_CARD))
  5979. card->dev->dev_id = card->info.unique_id & 0xffff;
  5980. #endif
  5981. if (card->options.fake_ll &&
  5982. (qeth_get_netdev_flags(card) & IFF_NOARP))
  5983. dev->hard_header = qeth_fake_header;
  5984. if (dev->type == ARPHRD_IEEE802_TR)
  5985. dev->hard_header_parse = NULL;
  5986. else
  5987. dev->hard_header_parse = qeth_hard_header_parse;
  5988. dev->set_mac_address = qeth_layer2_set_mac_address;
  5989. dev->flags |= qeth_get_netdev_flags(card);
  5990. if ((card->options.fake_broadcast) ||
  5991. (card->info.broadcast_capable))
  5992. dev->flags |= IFF_BROADCAST;
  5993. dev->hard_header_len =
  5994. qeth_get_hlen(card->info.link_type) + card->options.add_hhlen;
  5995. dev->addr_len = OSA_ADDR_LEN;
  5996. dev->mtu = card->info.initial_mtu;
  5997. if (card->info.type != QETH_CARD_TYPE_OSN)
  5998. SET_ETHTOOL_OPS(dev, &qeth_ethtool_ops);
  5999. SET_MODULE_OWNER(dev);
  6000. return 0;
  6001. }
  6002. static void
  6003. qeth_init_func_level(struct qeth_card *card)
  6004. {
  6005. if (card->ipato.enabled) {
  6006. if (card->info.type == QETH_CARD_TYPE_IQD)
  6007. card->info.func_level =
  6008. QETH_IDX_FUNC_LEVEL_IQD_ENA_IPAT;
  6009. else
  6010. card->info.func_level =
  6011. QETH_IDX_FUNC_LEVEL_OSAE_ENA_IPAT;
  6012. } else {
  6013. if (card->info.type == QETH_CARD_TYPE_IQD)
  6014. /*FIXME:why do we have same values for dis and ena for osae??? */
  6015. card->info.func_level =
  6016. QETH_IDX_FUNC_LEVEL_IQD_DIS_IPAT;
  6017. else
  6018. card->info.func_level =
  6019. QETH_IDX_FUNC_LEVEL_OSAE_DIS_IPAT;
  6020. }
  6021. }
  6022. /**
  6023. * hardsetup card, initialize MPC and QDIO stuff
  6024. */
  6025. static int
  6026. qeth_hardsetup_card(struct qeth_card *card)
  6027. {
  6028. int retries = 3;
  6029. int rc;
  6030. QETH_DBF_TEXT(setup, 2, "hrdsetup");
  6031. atomic_set(&card->force_alloc_skb, 0);
  6032. retry:
  6033. if (retries < 3){
  6034. PRINT_WARN("Retrying to do IDX activates.\n");
  6035. ccw_device_set_offline(CARD_DDEV(card));
  6036. ccw_device_set_offline(CARD_WDEV(card));
  6037. ccw_device_set_offline(CARD_RDEV(card));
  6038. ccw_device_set_online(CARD_RDEV(card));
  6039. ccw_device_set_online(CARD_WDEV(card));
  6040. ccw_device_set_online(CARD_DDEV(card));
  6041. }
  6042. rc = qeth_qdio_clear_card(card,card->info.type!=QETH_CARD_TYPE_IQD);
  6043. if (rc == -ERESTARTSYS) {
  6044. QETH_DBF_TEXT(setup, 2, "break1");
  6045. return rc;
  6046. } else if (rc) {
  6047. QETH_DBF_TEXT_(setup, 2, "1err%d", rc);
  6048. if (--retries < 0)
  6049. goto out;
  6050. else
  6051. goto retry;
  6052. }
  6053. if ((rc = qeth_get_unitaddr(card))){
  6054. QETH_DBF_TEXT_(setup, 2, "2err%d", rc);
  6055. return rc;
  6056. }
  6057. qeth_init_tokens(card);
  6058. qeth_init_func_level(card);
  6059. rc = qeth_idx_activate_channel(&card->read, qeth_idx_read_cb);
  6060. if (rc == -ERESTARTSYS) {
  6061. QETH_DBF_TEXT(setup, 2, "break2");
  6062. return rc;
  6063. } else if (rc) {
  6064. QETH_DBF_TEXT_(setup, 2, "3err%d", rc);
  6065. if (--retries < 0)
  6066. goto out;
  6067. else
  6068. goto retry;
  6069. }
  6070. rc = qeth_idx_activate_channel(&card->write, qeth_idx_write_cb);
  6071. if (rc == -ERESTARTSYS) {
  6072. QETH_DBF_TEXT(setup, 2, "break3");
  6073. return rc;
  6074. } else if (rc) {
  6075. QETH_DBF_TEXT_(setup, 2, "4err%d", rc);
  6076. if (--retries < 0)
  6077. goto out;
  6078. else
  6079. goto retry;
  6080. }
  6081. if ((rc = qeth_mpc_initialize(card))){
  6082. QETH_DBF_TEXT_(setup, 2, "5err%d", rc);
  6083. goto out;
  6084. }
  6085. /*network device will be recovered*/
  6086. if (card->dev) {
  6087. card->dev->hard_header = card->orig_hard_header;
  6088. if (card->options.fake_ll &&
  6089. (qeth_get_netdev_flags(card) & IFF_NOARP))
  6090. card->dev->hard_header = qeth_fake_header;
  6091. return 0;
  6092. }
  6093. /* at first set_online allocate netdev */
  6094. card->dev = qeth_get_netdevice(card->info.type,
  6095. card->info.link_type);
  6096. if (!card->dev){
  6097. qeth_qdio_clear_card(card, card->info.type !=
  6098. QETH_CARD_TYPE_IQD);
  6099. rc = -ENODEV;
  6100. QETH_DBF_TEXT_(setup, 2, "6err%d", rc);
  6101. goto out;
  6102. }
  6103. card->dev->priv = card;
  6104. card->orig_hard_header = card->dev->hard_header;
  6105. card->dev->type = qeth_get_arphdr_type(card->info.type,
  6106. card->info.link_type);
  6107. card->dev->init = qeth_netdev_init;
  6108. return 0;
  6109. out:
  6110. PRINT_ERR("Initialization in hardsetup failed! rc=%d\n", rc);
  6111. return rc;
  6112. }
  6113. static int
  6114. qeth_default_setassparms_cb(struct qeth_card *card, struct qeth_reply *reply,
  6115. unsigned long data)
  6116. {
  6117. struct qeth_ipa_cmd *cmd;
  6118. QETH_DBF_TEXT(trace,4,"defadpcb");
  6119. cmd = (struct qeth_ipa_cmd *) data;
  6120. if (cmd->hdr.return_code == 0){
  6121. cmd->hdr.return_code = cmd->data.setassparms.hdr.return_code;
  6122. if (cmd->hdr.prot_version == QETH_PROT_IPV4)
  6123. card->options.ipa4.enabled_funcs = cmd->hdr.ipa_enabled;
  6124. #ifdef CONFIG_QETH_IPV6
  6125. if (cmd->hdr.prot_version == QETH_PROT_IPV6)
  6126. card->options.ipa6.enabled_funcs = cmd->hdr.ipa_enabled;
  6127. #endif
  6128. }
  6129. if (cmd->data.setassparms.hdr.assist_no == IPA_INBOUND_CHECKSUM &&
  6130. cmd->data.setassparms.hdr.command_code == IPA_CMD_ASS_START) {
  6131. card->info.csum_mask = cmd->data.setassparms.data.flags_32bit;
  6132. QETH_DBF_TEXT_(trace, 3, "csum:%d", card->info.csum_mask);
  6133. }
  6134. return 0;
  6135. }
  6136. static int
  6137. qeth_default_setadapterparms_cb(struct qeth_card *card,
  6138. struct qeth_reply *reply,
  6139. unsigned long data)
  6140. {
  6141. struct qeth_ipa_cmd *cmd;
  6142. QETH_DBF_TEXT(trace,4,"defadpcb");
  6143. cmd = (struct qeth_ipa_cmd *) data;
  6144. if (cmd->hdr.return_code == 0)
  6145. cmd->hdr.return_code = cmd->data.setadapterparms.hdr.return_code;
  6146. return 0;
  6147. }
  6148. static int
  6149. qeth_query_setadapterparms_cb(struct qeth_card *card, struct qeth_reply *reply,
  6150. unsigned long data)
  6151. {
  6152. struct qeth_ipa_cmd *cmd;
  6153. QETH_DBF_TEXT(trace,3,"quyadpcb");
  6154. cmd = (struct qeth_ipa_cmd *) data;
  6155. if (cmd->data.setadapterparms.data.query_cmds_supp.lan_type & 0x7f)
  6156. card->info.link_type =
  6157. cmd->data.setadapterparms.data.query_cmds_supp.lan_type;
  6158. card->options.adp.supported_funcs =
  6159. cmd->data.setadapterparms.data.query_cmds_supp.supported_cmds;
  6160. return qeth_default_setadapterparms_cb(card, reply, (unsigned long)cmd);
  6161. }
  6162. static int
  6163. qeth_query_setadapterparms(struct qeth_card *card)
  6164. {
  6165. int rc;
  6166. struct qeth_cmd_buffer *iob;
  6167. QETH_DBF_TEXT(trace,3,"queryadp");
  6168. iob = qeth_get_adapter_cmd(card, IPA_SETADP_QUERY_COMMANDS_SUPPORTED,
  6169. sizeof(struct qeth_ipacmd_setadpparms));
  6170. rc = qeth_send_ipa_cmd(card, iob, qeth_query_setadapterparms_cb, NULL);
  6171. return rc;
  6172. }
  6173. static int
  6174. qeth_setadpparms_change_macaddr_cb(struct qeth_card *card,
  6175. struct qeth_reply *reply,
  6176. unsigned long data)
  6177. {
  6178. struct qeth_ipa_cmd *cmd;
  6179. QETH_DBF_TEXT(trace,4,"chgmaccb");
  6180. cmd = (struct qeth_ipa_cmd *) data;
  6181. if (!card->options.layer2 ||
  6182. !(card->info.mac_bits & QETH_LAYER2_MAC_READ)) {
  6183. memcpy(card->dev->dev_addr,
  6184. &cmd->data.setadapterparms.data.change_addr.addr,
  6185. OSA_ADDR_LEN);
  6186. card->info.mac_bits |= QETH_LAYER2_MAC_READ;
  6187. }
  6188. qeth_default_setadapterparms_cb(card, reply, (unsigned long) cmd);
  6189. return 0;
  6190. }
  6191. static int
  6192. qeth_setadpparms_change_macaddr(struct qeth_card *card)
  6193. {
  6194. int rc;
  6195. struct qeth_cmd_buffer *iob;
  6196. struct qeth_ipa_cmd *cmd;
  6197. QETH_DBF_TEXT(trace,4,"chgmac");
  6198. iob = qeth_get_adapter_cmd(card,IPA_SETADP_ALTER_MAC_ADDRESS,
  6199. sizeof(struct qeth_ipacmd_setadpparms));
  6200. cmd = (struct qeth_ipa_cmd *)(iob->data+IPA_PDU_HEADER_SIZE);
  6201. cmd->data.setadapterparms.data.change_addr.cmd = CHANGE_ADDR_READ_MAC;
  6202. cmd->data.setadapterparms.data.change_addr.addr_size = OSA_ADDR_LEN;
  6203. memcpy(&cmd->data.setadapterparms.data.change_addr.addr,
  6204. card->dev->dev_addr, OSA_ADDR_LEN);
  6205. rc = qeth_send_ipa_cmd(card, iob, qeth_setadpparms_change_macaddr_cb,
  6206. NULL);
  6207. return rc;
  6208. }
  6209. static int
  6210. qeth_send_setadp_mode(struct qeth_card *card, __u32 command, __u32 mode)
  6211. {
  6212. int rc;
  6213. struct qeth_cmd_buffer *iob;
  6214. struct qeth_ipa_cmd *cmd;
  6215. QETH_DBF_TEXT(trace,4,"adpmode");
  6216. iob = qeth_get_adapter_cmd(card, command,
  6217. sizeof(struct qeth_ipacmd_setadpparms));
  6218. cmd = (struct qeth_ipa_cmd *)(iob->data+IPA_PDU_HEADER_SIZE);
  6219. cmd->data.setadapterparms.data.mode = mode;
  6220. rc = qeth_send_ipa_cmd(card, iob, qeth_default_setadapterparms_cb,
  6221. NULL);
  6222. return rc;
  6223. }
  6224. static int
  6225. qeth_setadapter_hstr(struct qeth_card *card)
  6226. {
  6227. int rc;
  6228. QETH_DBF_TEXT(trace,4,"adphstr");
  6229. if (qeth_adp_supported(card,IPA_SETADP_SET_BROADCAST_MODE)) {
  6230. rc = qeth_send_setadp_mode(card, IPA_SETADP_SET_BROADCAST_MODE,
  6231. card->options.broadcast_mode);
  6232. if (rc)
  6233. PRINT_WARN("couldn't set broadcast mode on "
  6234. "device %s: x%x\n",
  6235. CARD_BUS_ID(card), rc);
  6236. rc = qeth_send_setadp_mode(card, IPA_SETADP_ALTER_MAC_ADDRESS,
  6237. card->options.macaddr_mode);
  6238. if (rc)
  6239. PRINT_WARN("couldn't set macaddr mode on "
  6240. "device %s: x%x\n", CARD_BUS_ID(card), rc);
  6241. return rc;
  6242. }
  6243. if (card->options.broadcast_mode == QETH_TR_BROADCAST_LOCAL)
  6244. PRINT_WARN("set adapter parameters not available "
  6245. "to set broadcast mode, using ALLRINGS "
  6246. "on device %s:\n", CARD_BUS_ID(card));
  6247. if (card->options.macaddr_mode == QETH_TR_MACADDR_CANONICAL)
  6248. PRINT_WARN("set adapter parameters not available "
  6249. "to set macaddr mode, using NONCANONICAL "
  6250. "on device %s:\n", CARD_BUS_ID(card));
  6251. return 0;
  6252. }
  6253. static int
  6254. qeth_setadapter_parms(struct qeth_card *card)
  6255. {
  6256. int rc;
  6257. QETH_DBF_TEXT(setup, 2, "setadprm");
  6258. if (!qeth_is_supported(card, IPA_SETADAPTERPARMS)){
  6259. PRINT_WARN("set adapter parameters not supported "
  6260. "on device %s.\n",
  6261. CARD_BUS_ID(card));
  6262. QETH_DBF_TEXT(setup, 2, " notsupp");
  6263. return 0;
  6264. }
  6265. rc = qeth_query_setadapterparms(card);
  6266. if (rc) {
  6267. PRINT_WARN("couldn't set adapter parameters on device %s: "
  6268. "x%x\n", CARD_BUS_ID(card), rc);
  6269. return rc;
  6270. }
  6271. if (qeth_adp_supported(card,IPA_SETADP_ALTER_MAC_ADDRESS)) {
  6272. rc = qeth_setadpparms_change_macaddr(card);
  6273. if (rc)
  6274. PRINT_WARN("couldn't get MAC address on "
  6275. "device %s: x%x\n",
  6276. CARD_BUS_ID(card), rc);
  6277. }
  6278. if ((card->info.link_type == QETH_LINK_TYPE_HSTR) ||
  6279. (card->info.link_type == QETH_LINK_TYPE_LANE_TR))
  6280. rc = qeth_setadapter_hstr(card);
  6281. return rc;
  6282. }
  6283. static int
  6284. qeth_layer2_initialize(struct qeth_card *card)
  6285. {
  6286. int rc = 0;
  6287. QETH_DBF_TEXT(setup, 2, "doL2init");
  6288. QETH_DBF_TEXT_(setup, 2, "doL2%s", CARD_BUS_ID(card));
  6289. rc = qeth_query_setadapterparms(card);
  6290. if (rc) {
  6291. PRINT_WARN("could not query adapter parameters on device %s: "
  6292. "x%x\n", CARD_BUS_ID(card), rc);
  6293. }
  6294. rc = qeth_setadpparms_change_macaddr(card);
  6295. if (rc) {
  6296. PRINT_WARN("couldn't get MAC address on "
  6297. "device %s: x%x\n",
  6298. CARD_BUS_ID(card), rc);
  6299. QETH_DBF_TEXT_(setup, 2,"1err%d",rc);
  6300. return rc;
  6301. }
  6302. QETH_DBF_HEX(setup,2, card->dev->dev_addr, OSA_ADDR_LEN);
  6303. rc = qeth_layer2_send_setmac(card, &card->dev->dev_addr[0]);
  6304. if (rc)
  6305. QETH_DBF_TEXT_(setup, 2,"2err%d",rc);
  6306. return 0;
  6307. }
  6308. static int
  6309. qeth_send_startstoplan(struct qeth_card *card, enum qeth_ipa_cmds ipacmd,
  6310. enum qeth_prot_versions prot)
  6311. {
  6312. int rc;
  6313. struct qeth_cmd_buffer *iob;
  6314. iob = qeth_get_ipacmd_buffer(card,ipacmd,prot);
  6315. rc = qeth_send_ipa_cmd(card, iob, NULL, NULL);
  6316. return rc;
  6317. }
  6318. static int
  6319. qeth_send_startlan(struct qeth_card *card, enum qeth_prot_versions prot)
  6320. {
  6321. int rc;
  6322. QETH_DBF_TEXT_(setup, 2, "strtlan%i", prot);
  6323. rc = qeth_send_startstoplan(card, IPA_CMD_STARTLAN, prot);
  6324. return rc;
  6325. }
  6326. static int
  6327. qeth_send_stoplan(struct qeth_card *card)
  6328. {
  6329. int rc = 0;
  6330. /*
  6331. * TODO: according to the IPA format document page 14,
  6332. * TCP/IP (we!) never issue a STOPLAN
  6333. * is this right ?!?
  6334. */
  6335. QETH_DBF_TEXT(trace, 2, "stoplan");
  6336. rc = qeth_send_startstoplan(card, IPA_CMD_STOPLAN, QETH_PROT_IPV4);
  6337. return rc;
  6338. }
  6339. static int
  6340. qeth_query_ipassists_cb(struct qeth_card *card, struct qeth_reply *reply,
  6341. unsigned long data)
  6342. {
  6343. struct qeth_ipa_cmd *cmd;
  6344. QETH_DBF_TEXT(setup, 2, "qipasscb");
  6345. cmd = (struct qeth_ipa_cmd *) data;
  6346. if (cmd->hdr.prot_version == QETH_PROT_IPV4) {
  6347. card->options.ipa4.supported_funcs = cmd->hdr.ipa_supported;
  6348. card->options.ipa4.enabled_funcs = cmd->hdr.ipa_enabled;
  6349. /* Disable IPV6 support hard coded for Hipersockets */
  6350. if(card->info.type == QETH_CARD_TYPE_IQD)
  6351. card->options.ipa4.supported_funcs &= ~IPA_IPV6;
  6352. } else {
  6353. #ifdef CONFIG_QETH_IPV6
  6354. card->options.ipa6.supported_funcs = cmd->hdr.ipa_supported;
  6355. card->options.ipa6.enabled_funcs = cmd->hdr.ipa_enabled;
  6356. #endif
  6357. }
  6358. QETH_DBF_TEXT(setup, 2, "suppenbl");
  6359. QETH_DBF_TEXT_(setup, 2, "%x",cmd->hdr.ipa_supported);
  6360. QETH_DBF_TEXT_(setup, 2, "%x",cmd->hdr.ipa_enabled);
  6361. return 0;
  6362. }
  6363. static int
  6364. qeth_query_ipassists(struct qeth_card *card, enum qeth_prot_versions prot)
  6365. {
  6366. int rc;
  6367. struct qeth_cmd_buffer *iob;
  6368. QETH_DBF_TEXT_(setup, 2, "qipassi%i", prot);
  6369. if (card->options.layer2) {
  6370. QETH_DBF_TEXT(setup, 2, "noprmly2");
  6371. return -EPERM;
  6372. }
  6373. iob = qeth_get_ipacmd_buffer(card,IPA_CMD_QIPASSIST,prot);
  6374. rc = qeth_send_ipa_cmd(card, iob, qeth_query_ipassists_cb, NULL);
  6375. return rc;
  6376. }
  6377. static struct qeth_cmd_buffer *
  6378. qeth_get_setassparms_cmd(struct qeth_card *card, enum qeth_ipa_funcs ipa_func,
  6379. __u16 cmd_code, __u16 len,
  6380. enum qeth_prot_versions prot)
  6381. {
  6382. struct qeth_cmd_buffer *iob;
  6383. struct qeth_ipa_cmd *cmd;
  6384. QETH_DBF_TEXT(trace,4,"getasscm");
  6385. iob = qeth_get_ipacmd_buffer(card,IPA_CMD_SETASSPARMS,prot);
  6386. cmd = (struct qeth_ipa_cmd *)(iob->data+IPA_PDU_HEADER_SIZE);
  6387. cmd->data.setassparms.hdr.assist_no = ipa_func;
  6388. cmd->data.setassparms.hdr.length = 8 + len;
  6389. cmd->data.setassparms.hdr.command_code = cmd_code;
  6390. cmd->data.setassparms.hdr.return_code = 0;
  6391. cmd->data.setassparms.hdr.seq_no = 0;
  6392. return iob;
  6393. }
  6394. static int
  6395. qeth_send_setassparms(struct qeth_card *card, struct qeth_cmd_buffer *iob,
  6396. __u16 len, long data,
  6397. int (*reply_cb)
  6398. (struct qeth_card *,struct qeth_reply *,unsigned long),
  6399. void *reply_param)
  6400. {
  6401. int rc;
  6402. struct qeth_ipa_cmd *cmd;
  6403. QETH_DBF_TEXT(trace,4,"sendassp");
  6404. cmd = (struct qeth_ipa_cmd *)(iob->data+IPA_PDU_HEADER_SIZE);
  6405. if (len <= sizeof(__u32))
  6406. cmd->data.setassparms.data.flags_32bit = (__u32) data;
  6407. else /* (len > sizeof(__u32)) */
  6408. memcpy(&cmd->data.setassparms.data, (void *) data, len);
  6409. rc = qeth_send_ipa_cmd(card, iob, reply_cb, reply_param);
  6410. return rc;
  6411. }
  6412. #ifdef CONFIG_QETH_IPV6
  6413. static int
  6414. qeth_send_simple_setassparms_ipv6(struct qeth_card *card,
  6415. enum qeth_ipa_funcs ipa_func, __u16 cmd_code)
  6416. {
  6417. int rc;
  6418. struct qeth_cmd_buffer *iob;
  6419. QETH_DBF_TEXT(trace,4,"simassp6");
  6420. iob = qeth_get_setassparms_cmd(card, ipa_func, cmd_code,
  6421. 0, QETH_PROT_IPV6);
  6422. rc = qeth_send_setassparms(card, iob, 0, 0,
  6423. qeth_default_setassparms_cb, NULL);
  6424. return rc;
  6425. }
  6426. #endif
  6427. static int
  6428. qeth_send_simple_setassparms(struct qeth_card *card,
  6429. enum qeth_ipa_funcs ipa_func,
  6430. __u16 cmd_code, long data)
  6431. {
  6432. int rc;
  6433. int length = 0;
  6434. struct qeth_cmd_buffer *iob;
  6435. QETH_DBF_TEXT(trace,4,"simassp4");
  6436. if (data)
  6437. length = sizeof(__u32);
  6438. iob = qeth_get_setassparms_cmd(card, ipa_func, cmd_code,
  6439. length, QETH_PROT_IPV4);
  6440. rc = qeth_send_setassparms(card, iob, length, data,
  6441. qeth_default_setassparms_cb, NULL);
  6442. return rc;
  6443. }
  6444. static int
  6445. qeth_start_ipa_arp_processing(struct qeth_card *card)
  6446. {
  6447. int rc;
  6448. QETH_DBF_TEXT(trace,3,"ipaarp");
  6449. if (!qeth_is_supported(card,IPA_ARP_PROCESSING)) {
  6450. PRINT_WARN("ARP processing not supported "
  6451. "on %s!\n", QETH_CARD_IFNAME(card));
  6452. return 0;
  6453. }
  6454. rc = qeth_send_simple_setassparms(card,IPA_ARP_PROCESSING,
  6455. IPA_CMD_ASS_START, 0);
  6456. if (rc) {
  6457. PRINT_WARN("Could not start ARP processing "
  6458. "assist on %s: 0x%x\n",
  6459. QETH_CARD_IFNAME(card), rc);
  6460. }
  6461. return rc;
  6462. }
  6463. static int
  6464. qeth_start_ipa_ip_fragmentation(struct qeth_card *card)
  6465. {
  6466. int rc;
  6467. QETH_DBF_TEXT(trace,3,"ipaipfrg");
  6468. if (!qeth_is_supported(card, IPA_IP_FRAGMENTATION)) {
  6469. PRINT_INFO("Hardware IP fragmentation not supported on %s\n",
  6470. QETH_CARD_IFNAME(card));
  6471. return -EOPNOTSUPP;
  6472. }
  6473. rc = qeth_send_simple_setassparms(card, IPA_IP_FRAGMENTATION,
  6474. IPA_CMD_ASS_START, 0);
  6475. if (rc) {
  6476. PRINT_WARN("Could not start Hardware IP fragmentation "
  6477. "assist on %s: 0x%x\n",
  6478. QETH_CARD_IFNAME(card), rc);
  6479. } else
  6480. PRINT_INFO("Hardware IP fragmentation enabled \n");
  6481. return rc;
  6482. }
  6483. static int
  6484. qeth_start_ipa_source_mac(struct qeth_card *card)
  6485. {
  6486. int rc;
  6487. QETH_DBF_TEXT(trace,3,"stsrcmac");
  6488. if (!card->options.fake_ll)
  6489. return -EOPNOTSUPP;
  6490. if (!qeth_is_supported(card, IPA_SOURCE_MAC)) {
  6491. PRINT_INFO("Inbound source address not "
  6492. "supported on %s\n", QETH_CARD_IFNAME(card));
  6493. return -EOPNOTSUPP;
  6494. }
  6495. rc = qeth_send_simple_setassparms(card, IPA_SOURCE_MAC,
  6496. IPA_CMD_ASS_START, 0);
  6497. if (rc)
  6498. PRINT_WARN("Could not start inbound source "
  6499. "assist on %s: 0x%x\n",
  6500. QETH_CARD_IFNAME(card), rc);
  6501. return rc;
  6502. }
  6503. static int
  6504. qeth_start_ipa_vlan(struct qeth_card *card)
  6505. {
  6506. int rc = 0;
  6507. QETH_DBF_TEXT(trace,3,"strtvlan");
  6508. #ifdef CONFIG_QETH_VLAN
  6509. if (!qeth_is_supported(card, IPA_FULL_VLAN)) {
  6510. PRINT_WARN("VLAN not supported on %s\n", QETH_CARD_IFNAME(card));
  6511. return -EOPNOTSUPP;
  6512. }
  6513. rc = qeth_send_simple_setassparms(card, IPA_VLAN_PRIO,
  6514. IPA_CMD_ASS_START,0);
  6515. if (rc) {
  6516. PRINT_WARN("Could not start vlan "
  6517. "assist on %s: 0x%x\n",
  6518. QETH_CARD_IFNAME(card), rc);
  6519. } else {
  6520. PRINT_INFO("VLAN enabled \n");
  6521. card->dev->features |=
  6522. NETIF_F_HW_VLAN_FILTER |
  6523. NETIF_F_HW_VLAN_TX |
  6524. NETIF_F_HW_VLAN_RX;
  6525. }
  6526. #endif /* QETH_VLAN */
  6527. return rc;
  6528. }
  6529. static int
  6530. qeth_start_ipa_multicast(struct qeth_card *card)
  6531. {
  6532. int rc;
  6533. QETH_DBF_TEXT(trace,3,"stmcast");
  6534. if (!qeth_is_supported(card, IPA_MULTICASTING)) {
  6535. PRINT_WARN("Multicast not supported on %s\n",
  6536. QETH_CARD_IFNAME(card));
  6537. return -EOPNOTSUPP;
  6538. }
  6539. rc = qeth_send_simple_setassparms(card, IPA_MULTICASTING,
  6540. IPA_CMD_ASS_START,0);
  6541. if (rc) {
  6542. PRINT_WARN("Could not start multicast "
  6543. "assist on %s: rc=%i\n",
  6544. QETH_CARD_IFNAME(card), rc);
  6545. } else {
  6546. PRINT_INFO("Multicast enabled\n");
  6547. card->dev->flags |= IFF_MULTICAST;
  6548. }
  6549. return rc;
  6550. }
  6551. #ifdef CONFIG_QETH_IPV6
  6552. static int
  6553. qeth_softsetup_ipv6(struct qeth_card *card)
  6554. {
  6555. int rc;
  6556. QETH_DBF_TEXT(trace,3,"softipv6");
  6557. rc = qeth_send_startlan(card, QETH_PROT_IPV6);
  6558. if (rc) {
  6559. PRINT_ERR("IPv6 startlan failed on %s\n",
  6560. QETH_CARD_IFNAME(card));
  6561. return rc;
  6562. }
  6563. rc = qeth_query_ipassists(card,QETH_PROT_IPV6);
  6564. if (rc) {
  6565. PRINT_ERR("IPv6 query ipassist failed on %s\n",
  6566. QETH_CARD_IFNAME(card));
  6567. return rc;
  6568. }
  6569. rc = qeth_send_simple_setassparms(card, IPA_IPV6,
  6570. IPA_CMD_ASS_START, 3);
  6571. if (rc) {
  6572. PRINT_WARN("IPv6 start assist (version 4) failed "
  6573. "on %s: 0x%x\n",
  6574. QETH_CARD_IFNAME(card), rc);
  6575. return rc;
  6576. }
  6577. rc = qeth_send_simple_setassparms_ipv6(card, IPA_IPV6,
  6578. IPA_CMD_ASS_START);
  6579. if (rc) {
  6580. PRINT_WARN("IPV6 start assist (version 6) failed "
  6581. "on %s: 0x%x\n",
  6582. QETH_CARD_IFNAME(card), rc);
  6583. return rc;
  6584. }
  6585. rc = qeth_send_simple_setassparms_ipv6(card, IPA_PASSTHRU,
  6586. IPA_CMD_ASS_START);
  6587. if (rc) {
  6588. PRINT_WARN("Could not enable passthrough "
  6589. "on %s: 0x%x\n",
  6590. QETH_CARD_IFNAME(card), rc);
  6591. return rc;
  6592. }
  6593. PRINT_INFO("IPV6 enabled \n");
  6594. return 0;
  6595. }
  6596. #endif
  6597. static int
  6598. qeth_start_ipa_ipv6(struct qeth_card *card)
  6599. {
  6600. int rc = 0;
  6601. #ifdef CONFIG_QETH_IPV6
  6602. QETH_DBF_TEXT(trace,3,"strtipv6");
  6603. if (!qeth_is_supported(card, IPA_IPV6)) {
  6604. PRINT_WARN("IPv6 not supported on %s\n",
  6605. QETH_CARD_IFNAME(card));
  6606. return 0;
  6607. }
  6608. rc = qeth_softsetup_ipv6(card);
  6609. #endif
  6610. return rc ;
  6611. }
  6612. static int
  6613. qeth_start_ipa_broadcast(struct qeth_card *card)
  6614. {
  6615. int rc;
  6616. QETH_DBF_TEXT(trace,3,"stbrdcst");
  6617. card->info.broadcast_capable = 0;
  6618. if (!qeth_is_supported(card, IPA_FILTERING)) {
  6619. PRINT_WARN("Broadcast not supported on %s\n",
  6620. QETH_CARD_IFNAME(card));
  6621. rc = -EOPNOTSUPP;
  6622. goto out;
  6623. }
  6624. rc = qeth_send_simple_setassparms(card, IPA_FILTERING,
  6625. IPA_CMD_ASS_START, 0);
  6626. if (rc) {
  6627. PRINT_WARN("Could not enable broadcasting filtering "
  6628. "on %s: 0x%x\n",
  6629. QETH_CARD_IFNAME(card), rc);
  6630. goto out;
  6631. }
  6632. rc = qeth_send_simple_setassparms(card, IPA_FILTERING,
  6633. IPA_CMD_ASS_CONFIGURE, 1);
  6634. if (rc) {
  6635. PRINT_WARN("Could not set up broadcast filtering on %s: 0x%x\n",
  6636. QETH_CARD_IFNAME(card), rc);
  6637. goto out;
  6638. }
  6639. card->info.broadcast_capable = QETH_BROADCAST_WITH_ECHO;
  6640. PRINT_INFO("Broadcast enabled \n");
  6641. rc = qeth_send_simple_setassparms(card, IPA_FILTERING,
  6642. IPA_CMD_ASS_ENABLE, 1);
  6643. if (rc) {
  6644. PRINT_WARN("Could not set up broadcast echo filtering on "
  6645. "%s: 0x%x\n", QETH_CARD_IFNAME(card), rc);
  6646. goto out;
  6647. }
  6648. card->info.broadcast_capable = QETH_BROADCAST_WITHOUT_ECHO;
  6649. out:
  6650. if (card->info.broadcast_capable)
  6651. card->dev->flags |= IFF_BROADCAST;
  6652. else
  6653. card->dev->flags &= ~IFF_BROADCAST;
  6654. return rc;
  6655. }
  6656. static int
  6657. qeth_send_checksum_command(struct qeth_card *card)
  6658. {
  6659. int rc;
  6660. rc = qeth_send_simple_setassparms(card, IPA_INBOUND_CHECKSUM,
  6661. IPA_CMD_ASS_START, 0);
  6662. if (rc) {
  6663. PRINT_WARN("Starting Inbound HW Checksumming failed on %s: "
  6664. "0x%x,\ncontinuing using Inbound SW Checksumming\n",
  6665. QETH_CARD_IFNAME(card), rc);
  6666. return rc;
  6667. }
  6668. rc = qeth_send_simple_setassparms(card, IPA_INBOUND_CHECKSUM,
  6669. IPA_CMD_ASS_ENABLE,
  6670. card->info.csum_mask);
  6671. if (rc) {
  6672. PRINT_WARN("Enabling Inbound HW Checksumming failed on %s: "
  6673. "0x%x,\ncontinuing using Inbound SW Checksumming\n",
  6674. QETH_CARD_IFNAME(card), rc);
  6675. return rc;
  6676. }
  6677. return 0;
  6678. }
  6679. static int
  6680. qeth_start_ipa_checksum(struct qeth_card *card)
  6681. {
  6682. int rc = 0;
  6683. QETH_DBF_TEXT(trace,3,"strtcsum");
  6684. if (card->options.checksum_type == NO_CHECKSUMMING) {
  6685. PRINT_WARN("Using no checksumming on %s.\n",
  6686. QETH_CARD_IFNAME(card));
  6687. return 0;
  6688. }
  6689. if (card->options.checksum_type == SW_CHECKSUMMING) {
  6690. PRINT_WARN("Using SW checksumming on %s.\n",
  6691. QETH_CARD_IFNAME(card));
  6692. return 0;
  6693. }
  6694. if (!qeth_is_supported(card, IPA_INBOUND_CHECKSUM)) {
  6695. PRINT_WARN("Inbound HW Checksumming not "
  6696. "supported on %s,\ncontinuing "
  6697. "using Inbound SW Checksumming\n",
  6698. QETH_CARD_IFNAME(card));
  6699. card->options.checksum_type = SW_CHECKSUMMING;
  6700. return 0;
  6701. }
  6702. rc = qeth_send_checksum_command(card);
  6703. if (!rc) {
  6704. PRINT_INFO("HW Checksumming (inbound) enabled \n");
  6705. }
  6706. return rc;
  6707. }
  6708. static int
  6709. qeth_start_ipa_tso(struct qeth_card *card)
  6710. {
  6711. int rc;
  6712. QETH_DBF_TEXT(trace,3,"sttso");
  6713. if (!qeth_is_supported(card, IPA_OUTBOUND_TSO)) {
  6714. PRINT_WARN("Outbound TSO not supported on %s\n",
  6715. QETH_CARD_IFNAME(card));
  6716. rc = -EOPNOTSUPP;
  6717. } else {
  6718. rc = qeth_send_simple_setassparms(card, IPA_OUTBOUND_TSO,
  6719. IPA_CMD_ASS_START,0);
  6720. if (rc)
  6721. PRINT_WARN("Could not start outbound TSO "
  6722. "assist on %s: rc=%i\n",
  6723. QETH_CARD_IFNAME(card), rc);
  6724. else
  6725. PRINT_INFO("Outbound TSO enabled\n");
  6726. }
  6727. if (rc && (card->options.large_send == QETH_LARGE_SEND_TSO)){
  6728. card->options.large_send = QETH_LARGE_SEND_NO;
  6729. card->dev->features &= ~(NETIF_F_TSO | NETIF_F_SG |
  6730. NETIF_F_HW_CSUM);
  6731. }
  6732. return rc;
  6733. }
  6734. static int
  6735. qeth_start_ipassists(struct qeth_card *card)
  6736. {
  6737. QETH_DBF_TEXT(trace,3,"strtipas");
  6738. qeth_start_ipa_arp_processing(card); /* go on*/
  6739. qeth_start_ipa_ip_fragmentation(card); /* go on*/
  6740. qeth_start_ipa_source_mac(card); /* go on*/
  6741. qeth_start_ipa_vlan(card); /* go on*/
  6742. qeth_start_ipa_multicast(card); /* go on*/
  6743. qeth_start_ipa_ipv6(card); /* go on*/
  6744. qeth_start_ipa_broadcast(card); /* go on*/
  6745. qeth_start_ipa_checksum(card); /* go on*/
  6746. qeth_start_ipa_tso(card); /* go on*/
  6747. return 0;
  6748. }
  6749. static int
  6750. qeth_send_setrouting(struct qeth_card *card, enum qeth_routing_types type,
  6751. enum qeth_prot_versions prot)
  6752. {
  6753. int rc;
  6754. struct qeth_ipa_cmd *cmd;
  6755. struct qeth_cmd_buffer *iob;
  6756. QETH_DBF_TEXT(trace,4,"setroutg");
  6757. iob = qeth_get_ipacmd_buffer(card, IPA_CMD_SETRTG, prot);
  6758. cmd = (struct qeth_ipa_cmd *)(iob->data+IPA_PDU_HEADER_SIZE);
  6759. cmd->data.setrtg.type = (type);
  6760. rc = qeth_send_ipa_cmd(card, iob, NULL, NULL);
  6761. return rc;
  6762. }
  6763. static void
  6764. qeth_correct_routing_type(struct qeth_card *card, enum qeth_routing_types *type,
  6765. enum qeth_prot_versions prot)
  6766. {
  6767. if (card->info.type == QETH_CARD_TYPE_IQD) {
  6768. switch (*type) {
  6769. case NO_ROUTER:
  6770. case PRIMARY_CONNECTOR:
  6771. case SECONDARY_CONNECTOR:
  6772. case MULTICAST_ROUTER:
  6773. return;
  6774. default:
  6775. goto out_inval;
  6776. }
  6777. } else {
  6778. switch (*type) {
  6779. case NO_ROUTER:
  6780. case PRIMARY_ROUTER:
  6781. case SECONDARY_ROUTER:
  6782. return;
  6783. case MULTICAST_ROUTER:
  6784. if (qeth_is_ipafunc_supported(card, prot,
  6785. IPA_OSA_MC_ROUTER))
  6786. return;
  6787. default:
  6788. goto out_inval;
  6789. }
  6790. }
  6791. out_inval:
  6792. PRINT_WARN("Routing type '%s' not supported for interface %s.\n"
  6793. "Router status set to 'no router'.\n",
  6794. ((*type == PRIMARY_ROUTER)? "primary router" :
  6795. (*type == SECONDARY_ROUTER)? "secondary router" :
  6796. (*type == PRIMARY_CONNECTOR)? "primary connector" :
  6797. (*type == SECONDARY_CONNECTOR)? "secondary connector" :
  6798. (*type == MULTICAST_ROUTER)? "multicast router" :
  6799. "unknown"),
  6800. card->dev->name);
  6801. *type = NO_ROUTER;
  6802. }
  6803. int
  6804. qeth_setrouting_v4(struct qeth_card *card)
  6805. {
  6806. int rc;
  6807. QETH_DBF_TEXT(trace,3,"setrtg4");
  6808. qeth_correct_routing_type(card, &card->options.route4.type,
  6809. QETH_PROT_IPV4);
  6810. rc = qeth_send_setrouting(card, card->options.route4.type,
  6811. QETH_PROT_IPV4);
  6812. if (rc) {
  6813. card->options.route4.type = NO_ROUTER;
  6814. PRINT_WARN("Error (0x%04x) while setting routing type on %s. "
  6815. "Type set to 'no router'.\n",
  6816. rc, QETH_CARD_IFNAME(card));
  6817. }
  6818. return rc;
  6819. }
  6820. int
  6821. qeth_setrouting_v6(struct qeth_card *card)
  6822. {
  6823. int rc = 0;
  6824. QETH_DBF_TEXT(trace,3,"setrtg6");
  6825. #ifdef CONFIG_QETH_IPV6
  6826. if (!qeth_is_supported(card, IPA_IPV6))
  6827. return 0;
  6828. qeth_correct_routing_type(card, &card->options.route6.type,
  6829. QETH_PROT_IPV6);
  6830. rc = qeth_send_setrouting(card, card->options.route6.type,
  6831. QETH_PROT_IPV6);
  6832. if (rc) {
  6833. card->options.route6.type = NO_ROUTER;
  6834. PRINT_WARN("Error (0x%04x) while setting routing type on %s. "
  6835. "Type set to 'no router'.\n",
  6836. rc, QETH_CARD_IFNAME(card));
  6837. }
  6838. #endif
  6839. return rc;
  6840. }
  6841. int
  6842. qeth_set_large_send(struct qeth_card *card, enum qeth_large_send_types type)
  6843. {
  6844. int rc = 0;
  6845. if (card->dev == NULL) {
  6846. card->options.large_send = type;
  6847. return 0;
  6848. }
  6849. if (card->state == CARD_STATE_UP)
  6850. netif_tx_disable(card->dev);
  6851. card->options.large_send = type;
  6852. switch (card->options.large_send) {
  6853. case QETH_LARGE_SEND_EDDP:
  6854. card->dev->features |= NETIF_F_TSO | NETIF_F_SG |
  6855. NETIF_F_HW_CSUM;
  6856. break;
  6857. case QETH_LARGE_SEND_TSO:
  6858. if (qeth_is_supported(card, IPA_OUTBOUND_TSO)){
  6859. card->dev->features |= NETIF_F_TSO | NETIF_F_SG |
  6860. NETIF_F_HW_CSUM;
  6861. } else {
  6862. PRINT_WARN("TSO not supported on %s. "
  6863. "large_send set to 'no'.\n",
  6864. card->dev->name);
  6865. card->dev->features &= ~(NETIF_F_TSO | NETIF_F_SG |
  6866. NETIF_F_HW_CSUM);
  6867. card->options.large_send = QETH_LARGE_SEND_NO;
  6868. rc = -EOPNOTSUPP;
  6869. }
  6870. break;
  6871. default: /* includes QETH_LARGE_SEND_NO */
  6872. card->dev->features &= ~(NETIF_F_TSO | NETIF_F_SG |
  6873. NETIF_F_HW_CSUM);
  6874. break;
  6875. }
  6876. if (card->state == CARD_STATE_UP)
  6877. netif_wake_queue(card->dev);
  6878. return rc;
  6879. }
  6880. /*
  6881. * softsetup card: init IPA stuff
  6882. */
  6883. static int
  6884. qeth_softsetup_card(struct qeth_card *card)
  6885. {
  6886. int rc;
  6887. QETH_DBF_TEXT(setup, 2, "softsetp");
  6888. if ((rc = qeth_send_startlan(card, QETH_PROT_IPV4))){
  6889. QETH_DBF_TEXT_(setup, 2, "1err%d", rc);
  6890. if (rc == 0xe080){
  6891. PRINT_WARN("LAN on card %s if offline! "
  6892. "Waiting for STARTLAN from card.\n",
  6893. CARD_BUS_ID(card));
  6894. card->lan_online = 0;
  6895. }
  6896. return rc;
  6897. } else
  6898. card->lan_online = 1;
  6899. if (card->info.type==QETH_CARD_TYPE_OSN)
  6900. goto out;
  6901. qeth_set_large_send(card, card->options.large_send);
  6902. if (card->options.layer2) {
  6903. card->dev->features |=
  6904. NETIF_F_HW_VLAN_FILTER |
  6905. NETIF_F_HW_VLAN_TX |
  6906. NETIF_F_HW_VLAN_RX;
  6907. card->dev->flags|=IFF_MULTICAST|IFF_BROADCAST;
  6908. card->info.broadcast_capable=1;
  6909. if ((rc = qeth_layer2_initialize(card))) {
  6910. QETH_DBF_TEXT_(setup, 2, "L2err%d", rc);
  6911. return rc;
  6912. }
  6913. #ifdef CONFIG_QETH_VLAN
  6914. qeth_layer2_process_vlans(card, 0);
  6915. #endif
  6916. goto out;
  6917. }
  6918. if ((rc = qeth_setadapter_parms(card)))
  6919. QETH_DBF_TEXT_(setup, 2, "2err%d", rc);
  6920. if ((rc = qeth_start_ipassists(card)))
  6921. QETH_DBF_TEXT_(setup, 2, "3err%d", rc);
  6922. if ((rc = qeth_setrouting_v4(card)))
  6923. QETH_DBF_TEXT_(setup, 2, "4err%d", rc);
  6924. if ((rc = qeth_setrouting_v6(card)))
  6925. QETH_DBF_TEXT_(setup, 2, "5err%d", rc);
  6926. out:
  6927. netif_tx_disable(card->dev);
  6928. return 0;
  6929. }
  6930. #ifdef CONFIG_QETH_IPV6
  6931. static int
  6932. qeth_get_unique_id_cb(struct qeth_card *card, struct qeth_reply *reply,
  6933. unsigned long data)
  6934. {
  6935. struct qeth_ipa_cmd *cmd;
  6936. cmd = (struct qeth_ipa_cmd *) data;
  6937. if (cmd->hdr.return_code == 0)
  6938. card->info.unique_id = *((__u16 *)
  6939. &cmd->data.create_destroy_addr.unique_id[6]);
  6940. else {
  6941. card->info.unique_id = UNIQUE_ID_IF_CREATE_ADDR_FAILED |
  6942. UNIQUE_ID_NOT_BY_CARD;
  6943. PRINT_WARN("couldn't get a unique id from the card on device "
  6944. "%s (result=x%x), using default id. ipv6 "
  6945. "autoconfig on other lpars may lead to duplicate "
  6946. "ip addresses. please use manually "
  6947. "configured ones.\n",
  6948. CARD_BUS_ID(card), cmd->hdr.return_code);
  6949. }
  6950. return 0;
  6951. }
  6952. #endif
  6953. static int
  6954. qeth_put_unique_id(struct qeth_card *card)
  6955. {
  6956. int rc = 0;
  6957. #ifdef CONFIG_QETH_IPV6
  6958. struct qeth_cmd_buffer *iob;
  6959. struct qeth_ipa_cmd *cmd;
  6960. QETH_DBF_TEXT(trace,2,"puniqeid");
  6961. if ((card->info.unique_id & UNIQUE_ID_NOT_BY_CARD) ==
  6962. UNIQUE_ID_NOT_BY_CARD)
  6963. return -1;
  6964. iob = qeth_get_ipacmd_buffer(card, IPA_CMD_DESTROY_ADDR,
  6965. QETH_PROT_IPV6);
  6966. cmd = (struct qeth_ipa_cmd *)(iob->data+IPA_PDU_HEADER_SIZE);
  6967. *((__u16 *) &cmd->data.create_destroy_addr.unique_id[6]) =
  6968. card->info.unique_id;
  6969. memcpy(&cmd->data.create_destroy_addr.unique_id[0],
  6970. card->dev->dev_addr, OSA_ADDR_LEN);
  6971. rc = qeth_send_ipa_cmd(card, iob, NULL, NULL);
  6972. #else
  6973. card->info.unique_id = UNIQUE_ID_IF_CREATE_ADDR_FAILED |
  6974. UNIQUE_ID_NOT_BY_CARD;
  6975. #endif
  6976. return rc;
  6977. }
  6978. /**
  6979. * Clear IP List
  6980. */
  6981. static void
  6982. qeth_clear_ip_list(struct qeth_card *card, int clean, int recover)
  6983. {
  6984. struct qeth_ipaddr *addr, *tmp;
  6985. unsigned long flags;
  6986. QETH_DBF_TEXT(trace,4,"clearip");
  6987. spin_lock_irqsave(&card->ip_lock, flags);
  6988. /* clear todo list */
  6989. list_for_each_entry_safe(addr, tmp, card->ip_tbd_list, entry){
  6990. list_del(&addr->entry);
  6991. kfree(addr);
  6992. }
  6993. while (!list_empty(&card->ip_list)) {
  6994. addr = list_entry(card->ip_list.next,
  6995. struct qeth_ipaddr, entry);
  6996. list_del_init(&addr->entry);
  6997. if (clean) {
  6998. spin_unlock_irqrestore(&card->ip_lock, flags);
  6999. qeth_deregister_addr_entry(card, addr);
  7000. spin_lock_irqsave(&card->ip_lock, flags);
  7001. }
  7002. if (!recover || addr->is_multicast) {
  7003. kfree(addr);
  7004. continue;
  7005. }
  7006. list_add_tail(&addr->entry, card->ip_tbd_list);
  7007. }
  7008. spin_unlock_irqrestore(&card->ip_lock, flags);
  7009. }
  7010. static void
  7011. qeth_set_allowed_threads(struct qeth_card *card, unsigned long threads,
  7012. int clear_start_mask)
  7013. {
  7014. unsigned long flags;
  7015. spin_lock_irqsave(&card->thread_mask_lock, flags);
  7016. card->thread_allowed_mask = threads;
  7017. if (clear_start_mask)
  7018. card->thread_start_mask &= threads;
  7019. spin_unlock_irqrestore(&card->thread_mask_lock, flags);
  7020. wake_up(&card->wait_q);
  7021. }
  7022. static int
  7023. qeth_threads_running(struct qeth_card *card, unsigned long threads)
  7024. {
  7025. unsigned long flags;
  7026. int rc = 0;
  7027. spin_lock_irqsave(&card->thread_mask_lock, flags);
  7028. rc = (card->thread_running_mask & threads);
  7029. spin_unlock_irqrestore(&card->thread_mask_lock, flags);
  7030. return rc;
  7031. }
  7032. static int
  7033. qeth_wait_for_threads(struct qeth_card *card, unsigned long threads)
  7034. {
  7035. return wait_event_interruptible(card->wait_q,
  7036. qeth_threads_running(card, threads) == 0);
  7037. }
  7038. static int
  7039. qeth_stop_card(struct qeth_card *card, int recovery_mode)
  7040. {
  7041. int rc = 0;
  7042. QETH_DBF_TEXT(setup ,2,"stopcard");
  7043. QETH_DBF_HEX(setup, 2, &card, sizeof(void *));
  7044. qeth_set_allowed_threads(card, 0, 1);
  7045. if (qeth_wait_for_threads(card, ~QETH_RECOVER_THREAD))
  7046. return -ERESTARTSYS;
  7047. if (card->read.state == CH_STATE_UP &&
  7048. card->write.state == CH_STATE_UP &&
  7049. (card->state == CARD_STATE_UP)) {
  7050. if (recovery_mode &&
  7051. card->info.type != QETH_CARD_TYPE_OSN) {
  7052. qeth_stop(card->dev);
  7053. } else {
  7054. rtnl_lock();
  7055. dev_close(card->dev);
  7056. rtnl_unlock();
  7057. }
  7058. if (!card->use_hard_stop) {
  7059. __u8 *mac = &card->dev->dev_addr[0];
  7060. rc = qeth_layer2_send_delmac(card, mac);
  7061. QETH_DBF_TEXT_(setup, 2, "Lerr%d", rc);
  7062. if ((rc = qeth_send_stoplan(card)))
  7063. QETH_DBF_TEXT_(setup, 2, "1err%d", rc);
  7064. }
  7065. card->state = CARD_STATE_SOFTSETUP;
  7066. }
  7067. if (card->state == CARD_STATE_SOFTSETUP) {
  7068. #ifdef CONFIG_QETH_VLAN
  7069. if (card->options.layer2)
  7070. qeth_layer2_process_vlans(card, 1);
  7071. #endif
  7072. qeth_clear_ip_list(card, !card->use_hard_stop, 1);
  7073. qeth_clear_ipacmd_list(card);
  7074. card->state = CARD_STATE_HARDSETUP;
  7075. }
  7076. if (card->state == CARD_STATE_HARDSETUP) {
  7077. if ((!card->use_hard_stop) &&
  7078. (!card->options.layer2))
  7079. if ((rc = qeth_put_unique_id(card)))
  7080. QETH_DBF_TEXT_(setup, 2, "2err%d", rc);
  7081. qeth_qdio_clear_card(card, 0);
  7082. qeth_clear_qdio_buffers(card);
  7083. qeth_clear_working_pool_list(card);
  7084. card->state = CARD_STATE_DOWN;
  7085. }
  7086. if (card->state == CARD_STATE_DOWN) {
  7087. qeth_clear_cmd_buffers(&card->read);
  7088. qeth_clear_cmd_buffers(&card->write);
  7089. }
  7090. card->use_hard_stop = 0;
  7091. return rc;
  7092. }
  7093. static int
  7094. qeth_get_unique_id(struct qeth_card *card)
  7095. {
  7096. int rc = 0;
  7097. #ifdef CONFIG_QETH_IPV6
  7098. struct qeth_cmd_buffer *iob;
  7099. struct qeth_ipa_cmd *cmd;
  7100. QETH_DBF_TEXT(setup, 2, "guniqeid");
  7101. if (!qeth_is_supported(card,IPA_IPV6)) {
  7102. card->info.unique_id = UNIQUE_ID_IF_CREATE_ADDR_FAILED |
  7103. UNIQUE_ID_NOT_BY_CARD;
  7104. return 0;
  7105. }
  7106. iob = qeth_get_ipacmd_buffer(card, IPA_CMD_CREATE_ADDR,
  7107. QETH_PROT_IPV6);
  7108. cmd = (struct qeth_ipa_cmd *)(iob->data+IPA_PDU_HEADER_SIZE);
  7109. *((__u16 *) &cmd->data.create_destroy_addr.unique_id[6]) =
  7110. card->info.unique_id;
  7111. rc = qeth_send_ipa_cmd(card, iob, qeth_get_unique_id_cb, NULL);
  7112. #else
  7113. card->info.unique_id = UNIQUE_ID_IF_CREATE_ADDR_FAILED |
  7114. UNIQUE_ID_NOT_BY_CARD;
  7115. #endif
  7116. return rc;
  7117. }
  7118. static void
  7119. qeth_print_status_with_portname(struct qeth_card *card)
  7120. {
  7121. char dbf_text[15];
  7122. int i;
  7123. sprintf(dbf_text, "%s", card->info.portname + 1);
  7124. for (i = 0; i < 8; i++)
  7125. dbf_text[i] =
  7126. (char) _ebcasc[(__u8) dbf_text[i]];
  7127. dbf_text[8] = 0;
  7128. printk("qeth: Device %s/%s/%s is a%s card%s%s%s\n"
  7129. "with link type %s (portname: %s)\n",
  7130. CARD_RDEV_ID(card),
  7131. CARD_WDEV_ID(card),
  7132. CARD_DDEV_ID(card),
  7133. qeth_get_cardname(card),
  7134. (card->info.mcl_level[0]) ? " (level: " : "",
  7135. (card->info.mcl_level[0]) ? card->info.mcl_level : "",
  7136. (card->info.mcl_level[0]) ? ")" : "",
  7137. qeth_get_cardname_short(card),
  7138. dbf_text);
  7139. }
  7140. static void
  7141. qeth_print_status_no_portname(struct qeth_card *card)
  7142. {
  7143. if (card->info.portname[0])
  7144. printk("qeth: Device %s/%s/%s is a%s "
  7145. "card%s%s%s\nwith link type %s "
  7146. "(no portname needed by interface).\n",
  7147. CARD_RDEV_ID(card),
  7148. CARD_WDEV_ID(card),
  7149. CARD_DDEV_ID(card),
  7150. qeth_get_cardname(card),
  7151. (card->info.mcl_level[0]) ? " (level: " : "",
  7152. (card->info.mcl_level[0]) ? card->info.mcl_level : "",
  7153. (card->info.mcl_level[0]) ? ")" : "",
  7154. qeth_get_cardname_short(card));
  7155. else
  7156. printk("qeth: Device %s/%s/%s is a%s "
  7157. "card%s%s%s\nwith link type %s.\n",
  7158. CARD_RDEV_ID(card),
  7159. CARD_WDEV_ID(card),
  7160. CARD_DDEV_ID(card),
  7161. qeth_get_cardname(card),
  7162. (card->info.mcl_level[0]) ? " (level: " : "",
  7163. (card->info.mcl_level[0]) ? card->info.mcl_level : "",
  7164. (card->info.mcl_level[0]) ? ")" : "",
  7165. qeth_get_cardname_short(card));
  7166. }
  7167. static void
  7168. qeth_print_status_message(struct qeth_card *card)
  7169. {
  7170. switch (card->info.type) {
  7171. case QETH_CARD_TYPE_OSAE:
  7172. /* VM will use a non-zero first character
  7173. * to indicate a HiperSockets like reporting
  7174. * of the level OSA sets the first character to zero
  7175. * */
  7176. if (!card->info.mcl_level[0]) {
  7177. sprintf(card->info.mcl_level,"%02x%02x",
  7178. card->info.mcl_level[2],
  7179. card->info.mcl_level[3]);
  7180. card->info.mcl_level[QETH_MCL_LENGTH] = 0;
  7181. break;
  7182. }
  7183. /* fallthrough */
  7184. case QETH_CARD_TYPE_IQD:
  7185. if (card->info.guestlan) {
  7186. card->info.mcl_level[0] = (char) _ebcasc[(__u8)
  7187. card->info.mcl_level[0]];
  7188. card->info.mcl_level[1] = (char) _ebcasc[(__u8)
  7189. card->info.mcl_level[1]];
  7190. card->info.mcl_level[2] = (char) _ebcasc[(__u8)
  7191. card->info.mcl_level[2]];
  7192. card->info.mcl_level[3] = (char) _ebcasc[(__u8)
  7193. card->info.mcl_level[3]];
  7194. card->info.mcl_level[QETH_MCL_LENGTH] = 0;
  7195. }
  7196. break;
  7197. default:
  7198. memset(&card->info.mcl_level[0], 0, QETH_MCL_LENGTH + 1);
  7199. }
  7200. if (card->info.portname_required)
  7201. qeth_print_status_with_portname(card);
  7202. else
  7203. qeth_print_status_no_portname(card);
  7204. }
  7205. static int
  7206. qeth_register_netdev(struct qeth_card *card)
  7207. {
  7208. QETH_DBF_TEXT(setup, 3, "regnetd");
  7209. if (card->dev->reg_state != NETREG_UNINITIALIZED)
  7210. return 0;
  7211. /* sysfs magic */
  7212. SET_NETDEV_DEV(card->dev, &card->gdev->dev);
  7213. return register_netdev(card->dev);
  7214. }
  7215. static void
  7216. qeth_start_again(struct qeth_card *card, int recovery_mode)
  7217. {
  7218. QETH_DBF_TEXT(setup ,2, "startag");
  7219. if (recovery_mode &&
  7220. card->info.type != QETH_CARD_TYPE_OSN) {
  7221. qeth_open(card->dev);
  7222. } else {
  7223. rtnl_lock();
  7224. dev_open(card->dev);
  7225. rtnl_unlock();
  7226. }
  7227. /* this also sets saved unicast addresses */
  7228. qeth_set_multicast_list(card->dev);
  7229. }
  7230. /* Layer 2 specific stuff */
  7231. #define IGNORE_PARAM_EQ(option,value,reset_value,msg) \
  7232. if (card->options.option == value) { \
  7233. PRINT_ERR("%s not supported with layer 2 " \
  7234. "functionality, ignoring option on read" \
  7235. "channel device %s .\n",msg,CARD_RDEV_ID(card)); \
  7236. card->options.option = reset_value; \
  7237. }
  7238. #define IGNORE_PARAM_NEQ(option,value,reset_value,msg) \
  7239. if (card->options.option != value) { \
  7240. PRINT_ERR("%s not supported with layer 2 " \
  7241. "functionality, ignoring option on read" \
  7242. "channel device %s .\n",msg,CARD_RDEV_ID(card)); \
  7243. card->options.option = reset_value; \
  7244. }
  7245. static void qeth_make_parameters_consistent(struct qeth_card *card)
  7246. {
  7247. if (card->options.layer2 == 0)
  7248. return;
  7249. if (card->info.type == QETH_CARD_TYPE_OSN)
  7250. return;
  7251. if (card->info.type == QETH_CARD_TYPE_IQD) {
  7252. PRINT_ERR("Device %s does not support layer 2 functionality." \
  7253. " Ignoring layer2 option.\n",CARD_BUS_ID(card));
  7254. card->options.layer2 = 0;
  7255. return;
  7256. }
  7257. IGNORE_PARAM_NEQ(route4.type, NO_ROUTER, NO_ROUTER,
  7258. "Routing options are");
  7259. #ifdef CONFIG_QETH_IPV6
  7260. IGNORE_PARAM_NEQ(route6.type, NO_ROUTER, NO_ROUTER,
  7261. "Routing options are");
  7262. #endif
  7263. IGNORE_PARAM_EQ(checksum_type, HW_CHECKSUMMING,
  7264. QETH_CHECKSUM_DEFAULT,
  7265. "Checksumming options are");
  7266. IGNORE_PARAM_NEQ(broadcast_mode, QETH_TR_BROADCAST_ALLRINGS,
  7267. QETH_TR_BROADCAST_ALLRINGS,
  7268. "Broadcast mode options are");
  7269. IGNORE_PARAM_NEQ(macaddr_mode, QETH_TR_MACADDR_NONCANONICAL,
  7270. QETH_TR_MACADDR_NONCANONICAL,
  7271. "Canonical MAC addr options are");
  7272. IGNORE_PARAM_NEQ(fake_broadcast, 0, 0,
  7273. "Broadcast faking options are");
  7274. IGNORE_PARAM_NEQ(add_hhlen, DEFAULT_ADD_HHLEN,
  7275. DEFAULT_ADD_HHLEN,"Option add_hhlen is");
  7276. IGNORE_PARAM_NEQ(fake_ll, 0, 0,"Option fake_ll is");
  7277. }
  7278. static int
  7279. __qeth_set_online(struct ccwgroup_device *gdev, int recovery_mode)
  7280. {
  7281. struct qeth_card *card = gdev->dev.driver_data;
  7282. int rc = 0;
  7283. enum qeth_card_states recover_flag;
  7284. BUG_ON(!card);
  7285. QETH_DBF_TEXT(setup ,2, "setonlin");
  7286. QETH_DBF_HEX(setup, 2, &card, sizeof(void *));
  7287. qeth_set_allowed_threads(card, QETH_RECOVER_THREAD, 1);
  7288. if (qeth_wait_for_threads(card, ~QETH_RECOVER_THREAD)){
  7289. PRINT_WARN("set_online of card %s interrupted by user!\n",
  7290. CARD_BUS_ID(card));
  7291. return -ERESTARTSYS;
  7292. }
  7293. recover_flag = card->state;
  7294. if ((rc = ccw_device_set_online(CARD_RDEV(card))) ||
  7295. (rc = ccw_device_set_online(CARD_WDEV(card))) ||
  7296. (rc = ccw_device_set_online(CARD_DDEV(card)))){
  7297. QETH_DBF_TEXT_(setup, 2, "1err%d", rc);
  7298. return -EIO;
  7299. }
  7300. qeth_make_parameters_consistent(card);
  7301. if ((rc = qeth_hardsetup_card(card))){
  7302. QETH_DBF_TEXT_(setup, 2, "2err%d", rc);
  7303. goto out_remove;
  7304. }
  7305. card->state = CARD_STATE_HARDSETUP;
  7306. if (!(rc = qeth_query_ipassists(card,QETH_PROT_IPV4)))
  7307. rc = qeth_get_unique_id(card);
  7308. if (rc && card->options.layer2 == 0) {
  7309. QETH_DBF_TEXT_(setup, 2, "3err%d", rc);
  7310. goto out_remove;
  7311. }
  7312. qeth_print_status_message(card);
  7313. if ((rc = qeth_register_netdev(card))){
  7314. QETH_DBF_TEXT_(setup, 2, "4err%d", rc);
  7315. goto out_remove;
  7316. }
  7317. if ((rc = qeth_softsetup_card(card))){
  7318. QETH_DBF_TEXT_(setup, 2, "5err%d", rc);
  7319. goto out_remove;
  7320. }
  7321. if ((rc = qeth_init_qdio_queues(card))){
  7322. QETH_DBF_TEXT_(setup, 2, "6err%d", rc);
  7323. goto out_remove;
  7324. }
  7325. card->state = CARD_STATE_SOFTSETUP;
  7326. netif_carrier_on(card->dev);
  7327. qeth_set_allowed_threads(card, 0xffffffff, 0);
  7328. if (recover_flag == CARD_STATE_RECOVER)
  7329. qeth_start_again(card, recovery_mode);
  7330. qeth_notify_processes();
  7331. return 0;
  7332. out_remove:
  7333. card->use_hard_stop = 1;
  7334. qeth_stop_card(card, 0);
  7335. ccw_device_set_offline(CARD_DDEV(card));
  7336. ccw_device_set_offline(CARD_WDEV(card));
  7337. ccw_device_set_offline(CARD_RDEV(card));
  7338. if (recover_flag == CARD_STATE_RECOVER)
  7339. card->state = CARD_STATE_RECOVER;
  7340. else
  7341. card->state = CARD_STATE_DOWN;
  7342. return -ENODEV;
  7343. }
  7344. static int
  7345. qeth_set_online(struct ccwgroup_device *gdev)
  7346. {
  7347. return __qeth_set_online(gdev, 0);
  7348. }
  7349. static struct ccw_device_id qeth_ids[] = {
  7350. {CCW_DEVICE(0x1731, 0x01), .driver_info = QETH_CARD_TYPE_OSAE},
  7351. {CCW_DEVICE(0x1731, 0x05), .driver_info = QETH_CARD_TYPE_IQD},
  7352. {CCW_DEVICE(0x1731, 0x06), .driver_info = QETH_CARD_TYPE_OSN},
  7353. {},
  7354. };
  7355. MODULE_DEVICE_TABLE(ccw, qeth_ids);
  7356. struct device *qeth_root_dev = NULL;
  7357. struct ccwgroup_driver qeth_ccwgroup_driver = {
  7358. .owner = THIS_MODULE,
  7359. .name = "qeth",
  7360. .driver_id = 0xD8C5E3C8,
  7361. .probe = qeth_probe_device,
  7362. .remove = qeth_remove_device,
  7363. .set_online = qeth_set_online,
  7364. .set_offline = qeth_set_offline,
  7365. };
  7366. struct ccw_driver qeth_ccw_driver = {
  7367. .name = "qeth",
  7368. .ids = qeth_ids,
  7369. .probe = ccwgroup_probe_ccwdev,
  7370. .remove = ccwgroup_remove_ccwdev,
  7371. };
  7372. static void
  7373. qeth_unregister_dbf_views(void)
  7374. {
  7375. if (qeth_dbf_setup)
  7376. debug_unregister(qeth_dbf_setup);
  7377. if (qeth_dbf_qerr)
  7378. debug_unregister(qeth_dbf_qerr);
  7379. if (qeth_dbf_sense)
  7380. debug_unregister(qeth_dbf_sense);
  7381. if (qeth_dbf_misc)
  7382. debug_unregister(qeth_dbf_misc);
  7383. if (qeth_dbf_data)
  7384. debug_unregister(qeth_dbf_data);
  7385. if (qeth_dbf_control)
  7386. debug_unregister(qeth_dbf_control);
  7387. if (qeth_dbf_trace)
  7388. debug_unregister(qeth_dbf_trace);
  7389. }
  7390. static int
  7391. qeth_register_dbf_views(void)
  7392. {
  7393. qeth_dbf_setup = debug_register(QETH_DBF_SETUP_NAME,
  7394. QETH_DBF_SETUP_PAGES,
  7395. QETH_DBF_SETUP_NR_AREAS,
  7396. QETH_DBF_SETUP_LEN);
  7397. qeth_dbf_misc = debug_register(QETH_DBF_MISC_NAME,
  7398. QETH_DBF_MISC_PAGES,
  7399. QETH_DBF_MISC_NR_AREAS,
  7400. QETH_DBF_MISC_LEN);
  7401. qeth_dbf_data = debug_register(QETH_DBF_DATA_NAME,
  7402. QETH_DBF_DATA_PAGES,
  7403. QETH_DBF_DATA_NR_AREAS,
  7404. QETH_DBF_DATA_LEN);
  7405. qeth_dbf_control = debug_register(QETH_DBF_CONTROL_NAME,
  7406. QETH_DBF_CONTROL_PAGES,
  7407. QETH_DBF_CONTROL_NR_AREAS,
  7408. QETH_DBF_CONTROL_LEN);
  7409. qeth_dbf_sense = debug_register(QETH_DBF_SENSE_NAME,
  7410. QETH_DBF_SENSE_PAGES,
  7411. QETH_DBF_SENSE_NR_AREAS,
  7412. QETH_DBF_SENSE_LEN);
  7413. qeth_dbf_qerr = debug_register(QETH_DBF_QERR_NAME,
  7414. QETH_DBF_QERR_PAGES,
  7415. QETH_DBF_QERR_NR_AREAS,
  7416. QETH_DBF_QERR_LEN);
  7417. qeth_dbf_trace = debug_register(QETH_DBF_TRACE_NAME,
  7418. QETH_DBF_TRACE_PAGES,
  7419. QETH_DBF_TRACE_NR_AREAS,
  7420. QETH_DBF_TRACE_LEN);
  7421. if ((qeth_dbf_setup == NULL) || (qeth_dbf_misc == NULL) ||
  7422. (qeth_dbf_data == NULL) || (qeth_dbf_control == NULL) ||
  7423. (qeth_dbf_sense == NULL) || (qeth_dbf_qerr == NULL) ||
  7424. (qeth_dbf_trace == NULL)) {
  7425. qeth_unregister_dbf_views();
  7426. return -ENOMEM;
  7427. }
  7428. debug_register_view(qeth_dbf_setup, &debug_hex_ascii_view);
  7429. debug_set_level(qeth_dbf_setup, QETH_DBF_SETUP_LEVEL);
  7430. debug_register_view(qeth_dbf_misc, &debug_hex_ascii_view);
  7431. debug_set_level(qeth_dbf_misc, QETH_DBF_MISC_LEVEL);
  7432. debug_register_view(qeth_dbf_data, &debug_hex_ascii_view);
  7433. debug_set_level(qeth_dbf_data, QETH_DBF_DATA_LEVEL);
  7434. debug_register_view(qeth_dbf_control, &debug_hex_ascii_view);
  7435. debug_set_level(qeth_dbf_control, QETH_DBF_CONTROL_LEVEL);
  7436. debug_register_view(qeth_dbf_sense, &debug_hex_ascii_view);
  7437. debug_set_level(qeth_dbf_sense, QETH_DBF_SENSE_LEVEL);
  7438. debug_register_view(qeth_dbf_qerr, &debug_hex_ascii_view);
  7439. debug_set_level(qeth_dbf_qerr, QETH_DBF_QERR_LEVEL);
  7440. debug_register_view(qeth_dbf_trace, &debug_hex_ascii_view);
  7441. debug_set_level(qeth_dbf_trace, QETH_DBF_TRACE_LEVEL);
  7442. return 0;
  7443. }
  7444. #ifdef CONFIG_QETH_IPV6
  7445. extern struct neigh_table arp_tbl;
  7446. static struct neigh_ops *arp_direct_ops;
  7447. static int (*qeth_old_arp_constructor) (struct neighbour *);
  7448. static struct neigh_ops arp_direct_ops_template = {
  7449. .family = AF_INET,
  7450. .solicit = NULL,
  7451. .error_report = NULL,
  7452. .output = dev_queue_xmit,
  7453. .connected_output = dev_queue_xmit,
  7454. .hh_output = dev_queue_xmit,
  7455. .queue_xmit = dev_queue_xmit
  7456. };
  7457. static int
  7458. qeth_arp_constructor(struct neighbour *neigh)
  7459. {
  7460. struct net_device *dev = neigh->dev;
  7461. struct in_device *in_dev;
  7462. struct neigh_parms *parms;
  7463. struct qeth_card *card;
  7464. card = qeth_get_card_from_dev(dev);
  7465. if (card == NULL)
  7466. goto out;
  7467. if((card->options.layer2) ||
  7468. (card->dev->hard_header == qeth_fake_header))
  7469. goto out;
  7470. rcu_read_lock();
  7471. in_dev = __in_dev_get_rcu(dev);
  7472. if (in_dev == NULL) {
  7473. rcu_read_unlock();
  7474. return -EINVAL;
  7475. }
  7476. parms = in_dev->arp_parms;
  7477. __neigh_parms_put(neigh->parms);
  7478. neigh->parms = neigh_parms_clone(parms);
  7479. rcu_read_unlock();
  7480. neigh->type = inet_addr_type(*(__be32 *) neigh->primary_key);
  7481. neigh->nud_state = NUD_NOARP;
  7482. neigh->ops = arp_direct_ops;
  7483. neigh->output = neigh->ops->queue_xmit;
  7484. return 0;
  7485. out:
  7486. return qeth_old_arp_constructor(neigh);
  7487. }
  7488. #endif /*CONFIG_QETH_IPV6*/
  7489. /*
  7490. * IP address takeover related functions
  7491. */
  7492. static void
  7493. qeth_clear_ipato_list(struct qeth_card *card)
  7494. {
  7495. struct qeth_ipato_entry *ipatoe, *tmp;
  7496. unsigned long flags;
  7497. spin_lock_irqsave(&card->ip_lock, flags);
  7498. list_for_each_entry_safe(ipatoe, tmp, &card->ipato.entries, entry) {
  7499. list_del(&ipatoe->entry);
  7500. kfree(ipatoe);
  7501. }
  7502. spin_unlock_irqrestore(&card->ip_lock, flags);
  7503. }
  7504. int
  7505. qeth_add_ipato_entry(struct qeth_card *card, struct qeth_ipato_entry *new)
  7506. {
  7507. struct qeth_ipato_entry *ipatoe;
  7508. unsigned long flags;
  7509. int rc = 0;
  7510. QETH_DBF_TEXT(trace, 2, "addipato");
  7511. spin_lock_irqsave(&card->ip_lock, flags);
  7512. list_for_each_entry(ipatoe, &card->ipato.entries, entry){
  7513. if (ipatoe->proto != new->proto)
  7514. continue;
  7515. if (!memcmp(ipatoe->addr, new->addr,
  7516. (ipatoe->proto == QETH_PROT_IPV4)? 4:16) &&
  7517. (ipatoe->mask_bits == new->mask_bits)){
  7518. PRINT_WARN("ipato entry already exists!\n");
  7519. rc = -EEXIST;
  7520. break;
  7521. }
  7522. }
  7523. if (!rc) {
  7524. list_add_tail(&new->entry, &card->ipato.entries);
  7525. }
  7526. spin_unlock_irqrestore(&card->ip_lock, flags);
  7527. return rc;
  7528. }
  7529. void
  7530. qeth_del_ipato_entry(struct qeth_card *card, enum qeth_prot_versions proto,
  7531. u8 *addr, int mask_bits)
  7532. {
  7533. struct qeth_ipato_entry *ipatoe, *tmp;
  7534. unsigned long flags;
  7535. QETH_DBF_TEXT(trace, 2, "delipato");
  7536. spin_lock_irqsave(&card->ip_lock, flags);
  7537. list_for_each_entry_safe(ipatoe, tmp, &card->ipato.entries, entry){
  7538. if (ipatoe->proto != proto)
  7539. continue;
  7540. if (!memcmp(ipatoe->addr, addr,
  7541. (proto == QETH_PROT_IPV4)? 4:16) &&
  7542. (ipatoe->mask_bits == mask_bits)){
  7543. list_del(&ipatoe->entry);
  7544. kfree(ipatoe);
  7545. }
  7546. }
  7547. spin_unlock_irqrestore(&card->ip_lock, flags);
  7548. }
  7549. static void
  7550. qeth_convert_addr_to_bits(u8 *addr, u8 *bits, int len)
  7551. {
  7552. int i, j;
  7553. u8 octet;
  7554. for (i = 0; i < len; ++i){
  7555. octet = addr[i];
  7556. for (j = 7; j >= 0; --j){
  7557. bits[i*8 + j] = octet & 1;
  7558. octet >>= 1;
  7559. }
  7560. }
  7561. }
  7562. static int
  7563. qeth_is_addr_covered_by_ipato(struct qeth_card *card, struct qeth_ipaddr *addr)
  7564. {
  7565. struct qeth_ipato_entry *ipatoe;
  7566. u8 addr_bits[128] = {0, };
  7567. u8 ipatoe_bits[128] = {0, };
  7568. int rc = 0;
  7569. if (!card->ipato.enabled)
  7570. return 0;
  7571. qeth_convert_addr_to_bits((u8 *) &addr->u, addr_bits,
  7572. (addr->proto == QETH_PROT_IPV4)? 4:16);
  7573. list_for_each_entry(ipatoe, &card->ipato.entries, entry){
  7574. if (addr->proto != ipatoe->proto)
  7575. continue;
  7576. qeth_convert_addr_to_bits(ipatoe->addr, ipatoe_bits,
  7577. (ipatoe->proto==QETH_PROT_IPV4) ?
  7578. 4:16);
  7579. if (addr->proto == QETH_PROT_IPV4)
  7580. rc = !memcmp(addr_bits, ipatoe_bits,
  7581. min(32, ipatoe->mask_bits));
  7582. else
  7583. rc = !memcmp(addr_bits, ipatoe_bits,
  7584. min(128, ipatoe->mask_bits));
  7585. if (rc)
  7586. break;
  7587. }
  7588. /* invert? */
  7589. if ((addr->proto == QETH_PROT_IPV4) && card->ipato.invert4)
  7590. rc = !rc;
  7591. else if ((addr->proto == QETH_PROT_IPV6) && card->ipato.invert6)
  7592. rc = !rc;
  7593. return rc;
  7594. }
  7595. /*
  7596. * VIPA related functions
  7597. */
  7598. int
  7599. qeth_add_vipa(struct qeth_card *card, enum qeth_prot_versions proto,
  7600. const u8 *addr)
  7601. {
  7602. struct qeth_ipaddr *ipaddr;
  7603. unsigned long flags;
  7604. int rc = 0;
  7605. ipaddr = qeth_get_addr_buffer(proto);
  7606. if (ipaddr){
  7607. if (proto == QETH_PROT_IPV4){
  7608. QETH_DBF_TEXT(trace, 2, "addvipa4");
  7609. memcpy(&ipaddr->u.a4.addr, addr, 4);
  7610. ipaddr->u.a4.mask = 0;
  7611. #ifdef CONFIG_QETH_IPV6
  7612. } else if (proto == QETH_PROT_IPV6){
  7613. QETH_DBF_TEXT(trace, 2, "addvipa6");
  7614. memcpy(&ipaddr->u.a6.addr, addr, 16);
  7615. ipaddr->u.a6.pfxlen = 0;
  7616. #endif
  7617. }
  7618. ipaddr->type = QETH_IP_TYPE_VIPA;
  7619. ipaddr->set_flags = QETH_IPA_SETIP_VIPA_FLAG;
  7620. ipaddr->del_flags = QETH_IPA_DELIP_VIPA_FLAG;
  7621. } else
  7622. return -ENOMEM;
  7623. spin_lock_irqsave(&card->ip_lock, flags);
  7624. if (__qeth_address_exists_in_list(&card->ip_list, ipaddr, 0) ||
  7625. __qeth_address_exists_in_list(card->ip_tbd_list, ipaddr, 0))
  7626. rc = -EEXIST;
  7627. spin_unlock_irqrestore(&card->ip_lock, flags);
  7628. if (rc){
  7629. PRINT_WARN("Cannot add VIPA. Address already exists!\n");
  7630. return rc;
  7631. }
  7632. if (!qeth_add_ip(card, ipaddr))
  7633. kfree(ipaddr);
  7634. qeth_set_ip_addr_list(card);
  7635. return rc;
  7636. }
  7637. void
  7638. qeth_del_vipa(struct qeth_card *card, enum qeth_prot_versions proto,
  7639. const u8 *addr)
  7640. {
  7641. struct qeth_ipaddr *ipaddr;
  7642. ipaddr = qeth_get_addr_buffer(proto);
  7643. if (ipaddr){
  7644. if (proto == QETH_PROT_IPV4){
  7645. QETH_DBF_TEXT(trace, 2, "delvipa4");
  7646. memcpy(&ipaddr->u.a4.addr, addr, 4);
  7647. ipaddr->u.a4.mask = 0;
  7648. #ifdef CONFIG_QETH_IPV6
  7649. } else if (proto == QETH_PROT_IPV6){
  7650. QETH_DBF_TEXT(trace, 2, "delvipa6");
  7651. memcpy(&ipaddr->u.a6.addr, addr, 16);
  7652. ipaddr->u.a6.pfxlen = 0;
  7653. #endif
  7654. }
  7655. ipaddr->type = QETH_IP_TYPE_VIPA;
  7656. } else
  7657. return;
  7658. if (!qeth_delete_ip(card, ipaddr))
  7659. kfree(ipaddr);
  7660. qeth_set_ip_addr_list(card);
  7661. }
  7662. /*
  7663. * proxy ARP related functions
  7664. */
  7665. int
  7666. qeth_add_rxip(struct qeth_card *card, enum qeth_prot_versions proto,
  7667. const u8 *addr)
  7668. {
  7669. struct qeth_ipaddr *ipaddr;
  7670. unsigned long flags;
  7671. int rc = 0;
  7672. ipaddr = qeth_get_addr_buffer(proto);
  7673. if (ipaddr){
  7674. if (proto == QETH_PROT_IPV4){
  7675. QETH_DBF_TEXT(trace, 2, "addrxip4");
  7676. memcpy(&ipaddr->u.a4.addr, addr, 4);
  7677. ipaddr->u.a4.mask = 0;
  7678. #ifdef CONFIG_QETH_IPV6
  7679. } else if (proto == QETH_PROT_IPV6){
  7680. QETH_DBF_TEXT(trace, 2, "addrxip6");
  7681. memcpy(&ipaddr->u.a6.addr, addr, 16);
  7682. ipaddr->u.a6.pfxlen = 0;
  7683. #endif
  7684. }
  7685. ipaddr->type = QETH_IP_TYPE_RXIP;
  7686. ipaddr->set_flags = QETH_IPA_SETIP_TAKEOVER_FLAG;
  7687. ipaddr->del_flags = 0;
  7688. } else
  7689. return -ENOMEM;
  7690. spin_lock_irqsave(&card->ip_lock, flags);
  7691. if (__qeth_address_exists_in_list(&card->ip_list, ipaddr, 0) ||
  7692. __qeth_address_exists_in_list(card->ip_tbd_list, ipaddr, 0))
  7693. rc = -EEXIST;
  7694. spin_unlock_irqrestore(&card->ip_lock, flags);
  7695. if (rc){
  7696. PRINT_WARN("Cannot add RXIP. Address already exists!\n");
  7697. return rc;
  7698. }
  7699. if (!qeth_add_ip(card, ipaddr))
  7700. kfree(ipaddr);
  7701. qeth_set_ip_addr_list(card);
  7702. return 0;
  7703. }
  7704. void
  7705. qeth_del_rxip(struct qeth_card *card, enum qeth_prot_versions proto,
  7706. const u8 *addr)
  7707. {
  7708. struct qeth_ipaddr *ipaddr;
  7709. ipaddr = qeth_get_addr_buffer(proto);
  7710. if (ipaddr){
  7711. if (proto == QETH_PROT_IPV4){
  7712. QETH_DBF_TEXT(trace, 2, "addrxip4");
  7713. memcpy(&ipaddr->u.a4.addr, addr, 4);
  7714. ipaddr->u.a4.mask = 0;
  7715. #ifdef CONFIG_QETH_IPV6
  7716. } else if (proto == QETH_PROT_IPV6){
  7717. QETH_DBF_TEXT(trace, 2, "addrxip6");
  7718. memcpy(&ipaddr->u.a6.addr, addr, 16);
  7719. ipaddr->u.a6.pfxlen = 0;
  7720. #endif
  7721. }
  7722. ipaddr->type = QETH_IP_TYPE_RXIP;
  7723. } else
  7724. return;
  7725. if (!qeth_delete_ip(card, ipaddr))
  7726. kfree(ipaddr);
  7727. qeth_set_ip_addr_list(card);
  7728. }
  7729. /**
  7730. * IP event handler
  7731. */
  7732. static int
  7733. qeth_ip_event(struct notifier_block *this,
  7734. unsigned long event,void *ptr)
  7735. {
  7736. struct in_ifaddr *ifa = (struct in_ifaddr *)ptr;
  7737. struct net_device *dev =(struct net_device *) ifa->ifa_dev->dev;
  7738. struct qeth_ipaddr *addr;
  7739. struct qeth_card *card;
  7740. QETH_DBF_TEXT(trace,3,"ipevent");
  7741. card = qeth_get_card_from_dev(dev);
  7742. if (!card)
  7743. return NOTIFY_DONE;
  7744. if (card->options.layer2)
  7745. return NOTIFY_DONE;
  7746. addr = qeth_get_addr_buffer(QETH_PROT_IPV4);
  7747. if (addr != NULL) {
  7748. addr->u.a4.addr = ifa->ifa_address;
  7749. addr->u.a4.mask = ifa->ifa_mask;
  7750. addr->type = QETH_IP_TYPE_NORMAL;
  7751. } else
  7752. goto out;
  7753. switch(event) {
  7754. case NETDEV_UP:
  7755. if (!qeth_add_ip(card, addr))
  7756. kfree(addr);
  7757. break;
  7758. case NETDEV_DOWN:
  7759. if (!qeth_delete_ip(card, addr))
  7760. kfree(addr);
  7761. break;
  7762. default:
  7763. break;
  7764. }
  7765. qeth_set_ip_addr_list(card);
  7766. out:
  7767. return NOTIFY_DONE;
  7768. }
  7769. static struct notifier_block qeth_ip_notifier = {
  7770. qeth_ip_event,
  7771. NULL,
  7772. };
  7773. #ifdef CONFIG_QETH_IPV6
  7774. /**
  7775. * IPv6 event handler
  7776. */
  7777. static int
  7778. qeth_ip6_event(struct notifier_block *this,
  7779. unsigned long event,void *ptr)
  7780. {
  7781. struct inet6_ifaddr *ifa = (struct inet6_ifaddr *)ptr;
  7782. struct net_device *dev = (struct net_device *)ifa->idev->dev;
  7783. struct qeth_ipaddr *addr;
  7784. struct qeth_card *card;
  7785. QETH_DBF_TEXT(trace,3,"ip6event");
  7786. card = qeth_get_card_from_dev(dev);
  7787. if (!card)
  7788. return NOTIFY_DONE;
  7789. if (!qeth_is_supported(card, IPA_IPV6))
  7790. return NOTIFY_DONE;
  7791. addr = qeth_get_addr_buffer(QETH_PROT_IPV6);
  7792. if (addr != NULL) {
  7793. memcpy(&addr->u.a6.addr, &ifa->addr, sizeof(struct in6_addr));
  7794. addr->u.a6.pfxlen = ifa->prefix_len;
  7795. addr->type = QETH_IP_TYPE_NORMAL;
  7796. } else
  7797. goto out;
  7798. switch(event) {
  7799. case NETDEV_UP:
  7800. if (!qeth_add_ip(card, addr))
  7801. kfree(addr);
  7802. break;
  7803. case NETDEV_DOWN:
  7804. if (!qeth_delete_ip(card, addr))
  7805. kfree(addr);
  7806. break;
  7807. default:
  7808. break;
  7809. }
  7810. qeth_set_ip_addr_list(card);
  7811. out:
  7812. return NOTIFY_DONE;
  7813. }
  7814. static struct notifier_block qeth_ip6_notifier = {
  7815. qeth_ip6_event,
  7816. NULL,
  7817. };
  7818. #endif
  7819. static int
  7820. __qeth_reboot_event_card(struct device *dev, void *data)
  7821. {
  7822. struct qeth_card *card;
  7823. card = (struct qeth_card *) dev->driver_data;
  7824. qeth_clear_ip_list(card, 0, 0);
  7825. qeth_qdio_clear_card(card, 0);
  7826. qeth_clear_qdio_buffers(card);
  7827. return 0;
  7828. }
  7829. static int
  7830. qeth_reboot_event(struct notifier_block *this, unsigned long event, void *ptr)
  7831. {
  7832. int ret;
  7833. ret = driver_for_each_device(&qeth_ccwgroup_driver.driver, NULL, NULL,
  7834. __qeth_reboot_event_card);
  7835. return ret ? NOTIFY_BAD : NOTIFY_DONE;
  7836. }
  7837. static struct notifier_block qeth_reboot_notifier = {
  7838. qeth_reboot_event,
  7839. NULL,
  7840. };
  7841. static int
  7842. qeth_register_notifiers(void)
  7843. {
  7844. int r;
  7845. QETH_DBF_TEXT(trace,5,"regnotif");
  7846. if ((r = register_reboot_notifier(&qeth_reboot_notifier)))
  7847. return r;
  7848. if ((r = register_inetaddr_notifier(&qeth_ip_notifier)))
  7849. goto out_reboot;
  7850. #ifdef CONFIG_QETH_IPV6
  7851. if ((r = register_inet6addr_notifier(&qeth_ip6_notifier)))
  7852. goto out_ipv4;
  7853. #endif
  7854. return 0;
  7855. #ifdef CONFIG_QETH_IPV6
  7856. out_ipv4:
  7857. unregister_inetaddr_notifier(&qeth_ip_notifier);
  7858. #endif
  7859. out_reboot:
  7860. unregister_reboot_notifier(&qeth_reboot_notifier);
  7861. return r;
  7862. }
  7863. /**
  7864. * unregister all event notifiers
  7865. */
  7866. static void
  7867. qeth_unregister_notifiers(void)
  7868. {
  7869. QETH_DBF_TEXT(trace,5,"unregnot");
  7870. BUG_ON(unregister_reboot_notifier(&qeth_reboot_notifier));
  7871. BUG_ON(unregister_inetaddr_notifier(&qeth_ip_notifier));
  7872. #ifdef CONFIG_QETH_IPV6
  7873. BUG_ON(unregister_inet6addr_notifier(&qeth_ip6_notifier));
  7874. #endif /* QETH_IPV6 */
  7875. }
  7876. #ifdef CONFIG_QETH_IPV6
  7877. static int
  7878. qeth_ipv6_init(void)
  7879. {
  7880. qeth_old_arp_constructor = arp_tbl.constructor;
  7881. write_lock_bh(&arp_tbl.lock);
  7882. arp_tbl.constructor = qeth_arp_constructor;
  7883. write_unlock_bh(&arp_tbl.lock);
  7884. arp_direct_ops = (struct neigh_ops*)
  7885. kmalloc(sizeof(struct neigh_ops), GFP_KERNEL);
  7886. if (!arp_direct_ops)
  7887. return -ENOMEM;
  7888. memcpy(arp_direct_ops, &arp_direct_ops_template,
  7889. sizeof(struct neigh_ops));
  7890. return 0;
  7891. }
  7892. static void
  7893. qeth_ipv6_uninit(void)
  7894. {
  7895. write_lock_bh(&arp_tbl.lock);
  7896. arp_tbl.constructor = qeth_old_arp_constructor;
  7897. write_unlock_bh(&arp_tbl.lock);
  7898. kfree(arp_direct_ops);
  7899. }
  7900. #endif /* CONFIG_QETH_IPV6 */
  7901. static void
  7902. qeth_sysfs_unregister(void)
  7903. {
  7904. s390_root_dev_unregister(qeth_root_dev);
  7905. qeth_remove_driver_attributes();
  7906. ccw_driver_unregister(&qeth_ccw_driver);
  7907. ccwgroup_driver_unregister(&qeth_ccwgroup_driver);
  7908. }
  7909. /**
  7910. * register qeth at sysfs
  7911. */
  7912. static int
  7913. qeth_sysfs_register(void)
  7914. {
  7915. int rc;
  7916. rc = ccwgroup_driver_register(&qeth_ccwgroup_driver);
  7917. if (rc)
  7918. goto out;
  7919. rc = ccw_driver_register(&qeth_ccw_driver);
  7920. if (rc)
  7921. goto out_ccw_driver;
  7922. rc = qeth_create_driver_attributes();
  7923. if (rc)
  7924. goto out_qeth_attr;
  7925. qeth_root_dev = s390_root_dev_register("qeth");
  7926. rc = IS_ERR(qeth_root_dev) ? PTR_ERR(qeth_root_dev) : 0;
  7927. if (!rc)
  7928. goto out;
  7929. qeth_remove_driver_attributes();
  7930. out_qeth_attr:
  7931. ccw_driver_unregister(&qeth_ccw_driver);
  7932. out_ccw_driver:
  7933. ccwgroup_driver_unregister(&qeth_ccwgroup_driver);
  7934. out:
  7935. return rc;
  7936. }
  7937. /***
  7938. * init function
  7939. */
  7940. static int __init
  7941. qeth_init(void)
  7942. {
  7943. int rc;
  7944. PRINT_INFO("loading %s\n", version);
  7945. INIT_LIST_HEAD(&qeth_card_list.list);
  7946. INIT_LIST_HEAD(&qeth_notify_list);
  7947. spin_lock_init(&qeth_notify_lock);
  7948. rwlock_init(&qeth_card_list.rwlock);
  7949. rc = qeth_register_dbf_views();
  7950. if (rc)
  7951. goto out_err;
  7952. rc = qeth_sysfs_register();
  7953. if (rc)
  7954. goto out_dbf;
  7955. #ifdef CONFIG_QETH_IPV6
  7956. rc = qeth_ipv6_init();
  7957. if (rc) {
  7958. PRINT_ERR("Out of memory during ipv6 init code = %d\n", rc);
  7959. goto out_sysfs;
  7960. }
  7961. #endif /* QETH_IPV6 */
  7962. rc = qeth_register_notifiers();
  7963. if (rc)
  7964. goto out_ipv6;
  7965. rc = qeth_create_procfs_entries();
  7966. if (rc)
  7967. goto out_notifiers;
  7968. return rc;
  7969. out_notifiers:
  7970. qeth_unregister_notifiers();
  7971. out_ipv6:
  7972. #ifdef CONFIG_QETH_IPV6
  7973. qeth_ipv6_uninit();
  7974. out_sysfs:
  7975. #endif /* QETH_IPV6 */
  7976. qeth_sysfs_unregister();
  7977. out_dbf:
  7978. qeth_unregister_dbf_views();
  7979. out_err:
  7980. PRINT_ERR("Initialization failed with code %d\n", rc);
  7981. return rc;
  7982. }
  7983. static void
  7984. __exit qeth_exit(void)
  7985. {
  7986. struct qeth_card *card, *tmp;
  7987. unsigned long flags;
  7988. QETH_DBF_TEXT(trace,1, "cleanup.");
  7989. /*
  7990. * Weed would not need to clean up our devices here, because the
  7991. * common device layer calls qeth_remove_device for each device
  7992. * as soon as we unregister our driver (done in qeth_sysfs_unregister).
  7993. * But we do cleanup here so we can do a "soft" shutdown of our cards.
  7994. * qeth_remove_device called by the common device layer would otherwise
  7995. * do a "hard" shutdown (card->use_hard_stop is set to one in
  7996. * qeth_remove_device).
  7997. */
  7998. again:
  7999. read_lock_irqsave(&qeth_card_list.rwlock, flags);
  8000. list_for_each_entry_safe(card, tmp, &qeth_card_list.list, list){
  8001. read_unlock_irqrestore(&qeth_card_list.rwlock, flags);
  8002. qeth_set_offline(card->gdev);
  8003. qeth_remove_device(card->gdev);
  8004. goto again;
  8005. }
  8006. read_unlock_irqrestore(&qeth_card_list.rwlock, flags);
  8007. #ifdef CONFIG_QETH_IPV6
  8008. qeth_ipv6_uninit();
  8009. #endif
  8010. qeth_unregister_notifiers();
  8011. qeth_remove_procfs_entries();
  8012. qeth_sysfs_unregister();
  8013. qeth_unregister_dbf_views();
  8014. printk("qeth: removed\n");
  8015. }
  8016. EXPORT_SYMBOL(qeth_osn_register);
  8017. EXPORT_SYMBOL(qeth_osn_deregister);
  8018. EXPORT_SYMBOL(qeth_osn_assist);
  8019. module_init(qeth_init);
  8020. module_exit(qeth_exit);
  8021. MODULE_AUTHOR("Frank Pavlic <fpavlic@de.ibm.com>");
  8022. MODULE_DESCRIPTION("Linux on zSeries OSA Express and HiperSockets support\n" \
  8023. "Copyright 2000,2003 IBM Corporation\n");
  8024. MODULE_LICENSE("GPL");