qeth_main.c 226 KB

12345678910111213141516171819202122232425262728293031323334353637383940414243444546474849505152535455565758596061626364656667686970717273747576777879808182838485868788899091929394959697989910010110210310410510610710810911011111211311411511611711811912012112212312412512612712812913013113213313413513613713813914014114214314414514614714814915015115215315415515615715815916016116216316416516616716816917017117217317417517617717817918018118218318418518618718818919019119219319419519619719819920020120220320420520620720820921021121221321421521621721821922022122222322422522622722822923023123223323423523623723823924024124224324424524624724824925025125225325425525625725825926026126226326426526626726826927027127227327427527627727827928028128228328428528628728828929029129229329429529629729829930030130230330430530630730830931031131231331431531631731831932032132232332432532632732832933033133233333433533633733833934034134234334434534634734834935035135235335435535635735835936036136236336436536636736836937037137237337437537637737837938038138238338438538638738838939039139239339439539639739839940040140240340440540640740840941041141241341441541641741841942042142242342442542642742842943043143243343443543643743843944044144244344444544644744844945045145245345445545645745845946046146246346446546646746846947047147247347447547647747847948048148248348448548648748848949049149249349449549649749849950050150250350450550650750850951051151251351451551651751851952052152252352452552652752852953053153253353453553653753853954054154254354454554654754854955055155255355455555655755855956056156256356456556656756856957057157257357457557657757857958058158258358458558658758858959059159259359459559659759859960060160260360460560660760860961061161261361461561661761861962062162262362462562662762862963063163263363463563663763863964064164264364464564664764864965065165265365465565665765865966066166266366466566666766866967067167267367467567667767867968068168268368468568668768868969069169269369469569669769869970070170270370470570670770870971071171271371471571671771871972072172272372472572672772872973073173273373473573673773873974074174274374474574674774874975075175275375475575675775875976076176276376476576676776876977077177277377477577677777877978078178278378478578678778878979079179279379479579679779879980080180280380480580680780880981081181281381481581681781881982082182282382482582682782882983083183283383483583683783883984084184284384484584684784884985085185285385485585685785885986086186286386486586686786886987087187287387487587687787887988088188288388488588688788888989089189289389489589689789889990090190290390490590690790890991091191291391491591691791891992092192292392492592692792892993093193293393493593693793893994094194294394494594694794894995095195295395495595695795895996096196296396496596696796896997097197297397497597697797897998098198298398498598698798898999099199299399499599699799899910001001100210031004100510061007100810091010101110121013101410151016101710181019102010211022102310241025102610271028102910301031103210331034103510361037103810391040104110421043104410451046104710481049105010511052105310541055105610571058105910601061106210631064106510661067106810691070107110721073107410751076107710781079108010811082108310841085108610871088108910901091109210931094109510961097109810991100110111021103110411051106110711081109111011111112111311141115111611171118111911201121112211231124112511261127112811291130113111321133113411351136113711381139114011411142114311441145114611471148114911501151115211531154115511561157115811591160116111621163116411651166116711681169117011711172117311741175117611771178117911801181118211831184118511861187118811891190119111921193119411951196119711981199120012011202120312041205120612071208120912101211121212131214121512161217121812191220122112221223122412251226122712281229123012311232123312341235123612371238123912401241124212431244124512461247124812491250125112521253125412551256125712581259126012611262126312641265126612671268126912701271127212731274127512761277127812791280128112821283128412851286128712881289129012911292129312941295129612971298129913001301130213031304130513061307130813091310131113121313131413151316131713181319132013211322132313241325132613271328132913301331133213331334133513361337133813391340134113421343134413451346134713481349135013511352135313541355135613571358135913601361136213631364136513661367136813691370137113721373137413751376137713781379138013811382138313841385138613871388138913901391139213931394139513961397139813991400140114021403140414051406140714081409141014111412141314141415141614171418141914201421142214231424142514261427142814291430143114321433143414351436143714381439144014411442144314441445144614471448144914501451145214531454145514561457145814591460146114621463146414651466146714681469147014711472147314741475147614771478147914801481148214831484148514861487148814891490149114921493149414951496149714981499150015011502150315041505150615071508150915101511151215131514151515161517151815191520152115221523152415251526152715281529153015311532153315341535153615371538153915401541154215431544154515461547154815491550155115521553155415551556155715581559156015611562156315641565156615671568156915701571157215731574157515761577157815791580158115821583158415851586158715881589159015911592159315941595159615971598159916001601160216031604160516061607160816091610161116121613161416151616161716181619162016211622162316241625162616271628162916301631163216331634163516361637163816391640164116421643164416451646164716481649165016511652165316541655165616571658165916601661166216631664166516661667166816691670167116721673167416751676167716781679168016811682168316841685168616871688168916901691169216931694169516961697169816991700170117021703170417051706170717081709171017111712171317141715171617171718171917201721172217231724172517261727172817291730173117321733173417351736173717381739174017411742174317441745174617471748174917501751175217531754175517561757175817591760176117621763176417651766176717681769177017711772177317741775177617771778177917801781178217831784178517861787178817891790179117921793179417951796179717981799180018011802180318041805180618071808180918101811181218131814181518161817181818191820182118221823182418251826182718281829183018311832183318341835183618371838183918401841184218431844184518461847184818491850185118521853185418551856185718581859186018611862186318641865186618671868186918701871187218731874187518761877187818791880188118821883188418851886188718881889189018911892189318941895189618971898189919001901190219031904190519061907190819091910191119121913191419151916191719181919192019211922192319241925192619271928192919301931193219331934193519361937193819391940194119421943194419451946194719481949195019511952195319541955195619571958195919601961196219631964196519661967196819691970197119721973197419751976197719781979198019811982198319841985198619871988198919901991199219931994199519961997199819992000200120022003200420052006200720082009201020112012201320142015201620172018201920202021202220232024202520262027202820292030203120322033203420352036203720382039204020412042204320442045204620472048204920502051205220532054205520562057205820592060206120622063206420652066206720682069207020712072207320742075207620772078207920802081208220832084208520862087208820892090209120922093209420952096209720982099210021012102210321042105210621072108210921102111211221132114211521162117211821192120212121222123212421252126212721282129213021312132213321342135213621372138213921402141214221432144214521462147214821492150215121522153215421552156215721582159216021612162216321642165216621672168216921702171217221732174217521762177217821792180218121822183218421852186218721882189219021912192219321942195219621972198219922002201220222032204220522062207220822092210221122122213221422152216221722182219222022212222222322242225222622272228222922302231223222332234223522362237223822392240224122422243224422452246224722482249225022512252225322542255225622572258225922602261226222632264226522662267226822692270227122722273227422752276227722782279228022812282228322842285228622872288228922902291229222932294229522962297229822992300230123022303230423052306230723082309231023112312231323142315231623172318231923202321232223232324232523262327232823292330233123322333233423352336233723382339234023412342234323442345234623472348234923502351235223532354235523562357235823592360236123622363236423652366236723682369237023712372237323742375237623772378237923802381238223832384238523862387238823892390239123922393239423952396239723982399240024012402240324042405240624072408240924102411241224132414241524162417241824192420242124222423242424252426242724282429243024312432243324342435243624372438243924402441244224432444244524462447244824492450245124522453245424552456245724582459246024612462246324642465246624672468246924702471247224732474247524762477247824792480248124822483248424852486248724882489249024912492249324942495249624972498249925002501250225032504250525062507250825092510251125122513251425152516251725182519252025212522252325242525252625272528252925302531253225332534253525362537253825392540254125422543254425452546254725482549255025512552255325542555255625572558255925602561256225632564256525662567256825692570257125722573257425752576257725782579258025812582258325842585258625872588258925902591259225932594259525962597259825992600260126022603260426052606260726082609261026112612261326142615261626172618261926202621262226232624262526262627262826292630263126322633263426352636263726382639264026412642264326442645264626472648264926502651265226532654265526562657265826592660266126622663266426652666266726682669267026712672267326742675267626772678267926802681268226832684268526862687268826892690269126922693269426952696269726982699270027012702270327042705270627072708270927102711271227132714271527162717271827192720272127222723272427252726272727282729273027312732273327342735273627372738273927402741274227432744274527462747274827492750275127522753275427552756275727582759276027612762276327642765276627672768276927702771277227732774277527762777277827792780278127822783278427852786278727882789279027912792279327942795279627972798279928002801280228032804280528062807280828092810281128122813281428152816281728182819282028212822282328242825282628272828282928302831283228332834283528362837283828392840284128422843284428452846284728482849285028512852285328542855285628572858285928602861286228632864286528662867286828692870287128722873287428752876287728782879288028812882288328842885288628872888288928902891289228932894289528962897289828992900290129022903290429052906290729082909291029112912291329142915291629172918291929202921292229232924292529262927292829292930293129322933293429352936293729382939294029412942294329442945294629472948294929502951295229532954295529562957295829592960296129622963296429652966296729682969297029712972297329742975297629772978297929802981298229832984298529862987298829892990299129922993299429952996299729982999300030013002300330043005300630073008300930103011301230133014301530163017301830193020302130223023302430253026302730283029303030313032303330343035303630373038303930403041304230433044304530463047304830493050305130523053305430553056305730583059306030613062306330643065306630673068306930703071307230733074307530763077307830793080308130823083308430853086308730883089309030913092309330943095309630973098309931003101310231033104310531063107310831093110311131123113311431153116311731183119312031213122312331243125312631273128312931303131313231333134313531363137313831393140314131423143314431453146314731483149315031513152315331543155315631573158315931603161316231633164316531663167316831693170317131723173317431753176317731783179318031813182318331843185318631873188318931903191319231933194319531963197319831993200320132023203320432053206320732083209321032113212321332143215321632173218321932203221322232233224322532263227322832293230323132323233323432353236323732383239324032413242324332443245324632473248324932503251325232533254325532563257325832593260326132623263326432653266326732683269327032713272327332743275327632773278327932803281328232833284328532863287328832893290329132923293329432953296329732983299330033013302330333043305330633073308330933103311331233133314331533163317331833193320332133223323332433253326332733283329333033313332333333343335333633373338333933403341334233433344334533463347334833493350335133523353335433553356335733583359336033613362336333643365336633673368336933703371337233733374337533763377337833793380338133823383338433853386338733883389339033913392339333943395339633973398339934003401340234033404340534063407340834093410341134123413341434153416341734183419342034213422342334243425342634273428342934303431343234333434343534363437343834393440344134423443344434453446344734483449345034513452345334543455345634573458345934603461346234633464346534663467346834693470347134723473347434753476347734783479348034813482348334843485348634873488348934903491349234933494349534963497349834993500350135023503350435053506350735083509351035113512351335143515351635173518351935203521352235233524352535263527352835293530353135323533353435353536353735383539354035413542354335443545354635473548354935503551355235533554355535563557355835593560356135623563356435653566356735683569357035713572357335743575357635773578357935803581358235833584358535863587358835893590359135923593359435953596359735983599360036013602360336043605360636073608360936103611361236133614361536163617361836193620362136223623362436253626362736283629363036313632363336343635363636373638363936403641364236433644364536463647364836493650365136523653365436553656365736583659366036613662366336643665366636673668366936703671367236733674367536763677367836793680368136823683368436853686368736883689369036913692369336943695369636973698369937003701370237033704370537063707370837093710371137123713371437153716371737183719372037213722372337243725372637273728372937303731373237333734373537363737373837393740374137423743374437453746374737483749375037513752375337543755375637573758375937603761376237633764376537663767376837693770377137723773377437753776377737783779378037813782378337843785378637873788378937903791379237933794379537963797379837993800380138023803380438053806380738083809381038113812381338143815381638173818381938203821382238233824382538263827382838293830383138323833383438353836383738383839384038413842384338443845384638473848384938503851385238533854385538563857385838593860386138623863386438653866386738683869387038713872387338743875387638773878387938803881388238833884388538863887388838893890389138923893389438953896389738983899390039013902390339043905390639073908390939103911391239133914391539163917391839193920392139223923392439253926392739283929393039313932393339343935393639373938393939403941394239433944394539463947394839493950395139523953395439553956395739583959396039613962396339643965396639673968396939703971397239733974397539763977397839793980398139823983398439853986398739883989399039913992399339943995399639973998399940004001400240034004400540064007400840094010401140124013401440154016401740184019402040214022402340244025402640274028402940304031403240334034403540364037403840394040404140424043404440454046404740484049405040514052405340544055405640574058405940604061406240634064406540664067406840694070407140724073407440754076407740784079408040814082408340844085408640874088408940904091409240934094409540964097409840994100410141024103410441054106410741084109411041114112411341144115411641174118411941204121412241234124412541264127412841294130413141324133413441354136413741384139414041414142414341444145414641474148414941504151415241534154415541564157415841594160416141624163416441654166416741684169417041714172417341744175417641774178417941804181418241834184418541864187418841894190419141924193419441954196419741984199420042014202420342044205420642074208420942104211421242134214421542164217421842194220422142224223422442254226422742284229423042314232423342344235423642374238423942404241424242434244424542464247424842494250425142524253425442554256425742584259426042614262426342644265426642674268426942704271427242734274427542764277427842794280428142824283428442854286428742884289429042914292429342944295429642974298429943004301430243034304430543064307430843094310431143124313431443154316431743184319432043214322432343244325432643274328432943304331433243334334433543364337433843394340434143424343434443454346434743484349435043514352435343544355435643574358435943604361436243634364436543664367436843694370437143724373437443754376437743784379438043814382438343844385438643874388438943904391439243934394439543964397439843994400440144024403440444054406440744084409441044114412441344144415441644174418441944204421442244234424442544264427442844294430443144324433443444354436443744384439444044414442444344444445444644474448444944504451445244534454445544564457445844594460446144624463446444654466446744684469447044714472447344744475447644774478447944804481448244834484448544864487448844894490449144924493449444954496449744984499450045014502450345044505450645074508450945104511451245134514451545164517451845194520452145224523452445254526452745284529453045314532453345344535453645374538453945404541454245434544454545464547454845494550455145524553455445554556455745584559456045614562456345644565456645674568456945704571457245734574457545764577457845794580458145824583458445854586458745884589459045914592459345944595459645974598459946004601460246034604460546064607460846094610461146124613461446154616461746184619462046214622462346244625462646274628462946304631463246334634463546364637463846394640464146424643464446454646464746484649465046514652465346544655465646574658465946604661466246634664466546664667466846694670467146724673467446754676467746784679468046814682468346844685468646874688468946904691469246934694469546964697469846994700470147024703470447054706470747084709471047114712471347144715471647174718471947204721472247234724472547264727472847294730473147324733473447354736473747384739474047414742474347444745474647474748474947504751475247534754475547564757475847594760476147624763476447654766476747684769477047714772477347744775477647774778477947804781478247834784478547864787478847894790479147924793479447954796479747984799480048014802480348044805480648074808480948104811481248134814481548164817481848194820482148224823482448254826482748284829483048314832483348344835483648374838483948404841484248434844484548464847484848494850485148524853485448554856485748584859486048614862486348644865486648674868486948704871487248734874487548764877487848794880488148824883488448854886488748884889489048914892489348944895489648974898489949004901490249034904490549064907490849094910491149124913491449154916491749184919492049214922492349244925492649274928492949304931493249334934493549364937493849394940494149424943494449454946494749484949495049514952495349544955495649574958495949604961496249634964496549664967496849694970497149724973497449754976497749784979498049814982498349844985498649874988498949904991499249934994499549964997499849995000500150025003500450055006500750085009501050115012501350145015501650175018501950205021502250235024502550265027502850295030503150325033503450355036503750385039504050415042504350445045504650475048504950505051505250535054505550565057505850595060506150625063506450655066506750685069507050715072507350745075507650775078507950805081508250835084508550865087508850895090509150925093509450955096509750985099510051015102510351045105510651075108510951105111511251135114511551165117511851195120512151225123512451255126512751285129513051315132513351345135513651375138513951405141514251435144514551465147514851495150515151525153515451555156515751585159516051615162516351645165516651675168516951705171517251735174517551765177517851795180518151825183518451855186518751885189519051915192519351945195519651975198519952005201520252035204520552065207520852095210521152125213521452155216521752185219522052215222522352245225522652275228522952305231523252335234523552365237523852395240524152425243524452455246524752485249525052515252525352545255525652575258525952605261526252635264526552665267526852695270527152725273527452755276527752785279528052815282528352845285528652875288528952905291529252935294529552965297529852995300530153025303530453055306530753085309531053115312531353145315531653175318531953205321532253235324532553265327532853295330533153325333533453355336533753385339534053415342534353445345534653475348534953505351535253535354535553565357535853595360536153625363536453655366536753685369537053715372537353745375537653775378537953805381538253835384538553865387538853895390539153925393539453955396539753985399540054015402540354045405540654075408540954105411541254135414541554165417541854195420542154225423542454255426542754285429543054315432543354345435543654375438543954405441544254435444544554465447544854495450545154525453545454555456545754585459546054615462546354645465546654675468546954705471547254735474547554765477547854795480548154825483548454855486548754885489549054915492549354945495549654975498549955005501550255035504550555065507550855095510551155125513551455155516551755185519552055215522552355245525552655275528552955305531553255335534553555365537553855395540554155425543554455455546554755485549555055515552555355545555555655575558555955605561556255635564556555665567556855695570557155725573557455755576557755785579558055815582558355845585558655875588558955905591559255935594559555965597559855995600560156025603560456055606560756085609561056115612561356145615561656175618561956205621562256235624562556265627562856295630563156325633563456355636563756385639564056415642564356445645564656475648564956505651565256535654565556565657565856595660566156625663566456655666566756685669567056715672567356745675567656775678567956805681568256835684568556865687568856895690569156925693569456955696569756985699570057015702570357045705570657075708570957105711571257135714571557165717571857195720572157225723572457255726572757285729573057315732573357345735573657375738573957405741574257435744574557465747574857495750575157525753575457555756575757585759576057615762576357645765576657675768576957705771577257735774577557765777577857795780578157825783578457855786578757885789579057915792579357945795579657975798579958005801580258035804580558065807580858095810581158125813581458155816581758185819582058215822582358245825582658275828582958305831583258335834583558365837583858395840584158425843584458455846584758485849585058515852585358545855585658575858585958605861586258635864586558665867586858695870587158725873587458755876587758785879588058815882588358845885588658875888588958905891589258935894589558965897589858995900590159025903590459055906590759085909591059115912591359145915591659175918591959205921592259235924592559265927592859295930593159325933593459355936593759385939594059415942594359445945594659475948594959505951595259535954595559565957595859595960596159625963596459655966596759685969597059715972597359745975597659775978597959805981598259835984598559865987598859895990599159925993599459955996599759985999600060016002600360046005600660076008600960106011601260136014601560166017601860196020602160226023602460256026602760286029603060316032603360346035603660376038603960406041604260436044604560466047604860496050605160526053605460556056605760586059606060616062606360646065606660676068606960706071607260736074607560766077607860796080608160826083608460856086608760886089609060916092609360946095609660976098609961006101610261036104610561066107610861096110611161126113611461156116611761186119612061216122612361246125612661276128612961306131613261336134613561366137613861396140614161426143614461456146614761486149615061516152615361546155615661576158615961606161616261636164616561666167616861696170617161726173617461756176617761786179618061816182618361846185618661876188618961906191619261936194619561966197619861996200620162026203620462056206620762086209621062116212621362146215621662176218621962206221622262236224622562266227622862296230623162326233623462356236623762386239624062416242624362446245624662476248624962506251625262536254625562566257625862596260626162626263626462656266626762686269627062716272627362746275627662776278627962806281628262836284628562866287628862896290629162926293629462956296629762986299630063016302630363046305630663076308630963106311631263136314631563166317631863196320632163226323632463256326632763286329633063316332633363346335633663376338633963406341634263436344634563466347634863496350635163526353635463556356635763586359636063616362636363646365636663676368636963706371637263736374637563766377637863796380638163826383638463856386638763886389639063916392639363946395639663976398639964006401640264036404640564066407640864096410641164126413641464156416641764186419642064216422642364246425642664276428642964306431643264336434643564366437643864396440644164426443644464456446644764486449645064516452645364546455645664576458645964606461646264636464646564666467646864696470647164726473647464756476647764786479648064816482648364846485648664876488648964906491649264936494649564966497649864996500650165026503650465056506650765086509651065116512651365146515651665176518651965206521652265236524652565266527652865296530653165326533653465356536653765386539654065416542654365446545654665476548654965506551655265536554655565566557655865596560656165626563656465656566656765686569657065716572657365746575657665776578657965806581658265836584658565866587658865896590659165926593659465956596659765986599660066016602660366046605660666076608660966106611661266136614661566166617661866196620662166226623662466256626662766286629663066316632663366346635663666376638663966406641664266436644664566466647664866496650665166526653665466556656665766586659666066616662666366646665666666676668666966706671667266736674667566766677667866796680668166826683668466856686668766886689669066916692669366946695669666976698669967006701670267036704670567066707670867096710671167126713671467156716671767186719672067216722672367246725672667276728672967306731673267336734673567366737673867396740674167426743674467456746674767486749675067516752675367546755675667576758675967606761676267636764676567666767676867696770677167726773677467756776677767786779678067816782678367846785678667876788678967906791679267936794679567966797679867996800680168026803680468056806680768086809681068116812681368146815681668176818681968206821682268236824682568266827682868296830683168326833683468356836683768386839684068416842684368446845684668476848684968506851685268536854685568566857685868596860686168626863686468656866686768686869687068716872687368746875687668776878687968806881688268836884688568866887688868896890689168926893689468956896689768986899690069016902690369046905690669076908690969106911691269136914691569166917691869196920692169226923692469256926692769286929693069316932693369346935693669376938693969406941694269436944694569466947694869496950695169526953695469556956695769586959696069616962696369646965696669676968696969706971697269736974697569766977697869796980698169826983698469856986698769886989699069916992699369946995699669976998699970007001700270037004700570067007700870097010701170127013701470157016701770187019702070217022702370247025702670277028702970307031703270337034703570367037703870397040704170427043704470457046704770487049705070517052705370547055705670577058705970607061706270637064706570667067706870697070707170727073707470757076707770787079708070817082708370847085708670877088708970907091709270937094709570967097709870997100710171027103710471057106710771087109711071117112711371147115711671177118711971207121712271237124712571267127712871297130713171327133713471357136713771387139714071417142714371447145714671477148714971507151715271537154715571567157715871597160716171627163716471657166716771687169717071717172717371747175717671777178717971807181718271837184718571867187718871897190719171927193719471957196719771987199720072017202720372047205720672077208720972107211721272137214721572167217721872197220722172227223722472257226722772287229723072317232723372347235723672377238723972407241724272437244724572467247724872497250725172527253725472557256725772587259726072617262726372647265726672677268726972707271727272737274727572767277727872797280728172827283728472857286728772887289729072917292729372947295729672977298729973007301730273037304730573067307730873097310731173127313731473157316731773187319732073217322732373247325732673277328732973307331733273337334733573367337733873397340734173427343734473457346734773487349735073517352735373547355735673577358735973607361736273637364736573667367736873697370737173727373737473757376737773787379738073817382738373847385738673877388738973907391739273937394739573967397739873997400740174027403740474057406740774087409741074117412741374147415741674177418741974207421742274237424742574267427742874297430743174327433743474357436743774387439744074417442744374447445744674477448744974507451745274537454745574567457745874597460746174627463746474657466746774687469747074717472747374747475747674777478747974807481748274837484748574867487748874897490749174927493749474957496749774987499750075017502750375047505750675077508750975107511751275137514751575167517751875197520752175227523752475257526752775287529753075317532753375347535753675377538753975407541754275437544754575467547754875497550755175527553755475557556755775587559756075617562756375647565756675677568756975707571757275737574757575767577757875797580758175827583758475857586758775887589759075917592759375947595759675977598759976007601760276037604760576067607760876097610761176127613761476157616761776187619762076217622762376247625762676277628762976307631763276337634763576367637763876397640764176427643764476457646764776487649765076517652765376547655765676577658765976607661766276637664766576667667766876697670767176727673767476757676767776787679768076817682768376847685768676877688768976907691769276937694769576967697769876997700770177027703770477057706770777087709771077117712771377147715771677177718771977207721772277237724772577267727772877297730773177327733773477357736773777387739774077417742774377447745774677477748774977507751775277537754775577567757775877597760776177627763776477657766776777687769777077717772777377747775777677777778777977807781778277837784778577867787778877897790779177927793779477957796779777987799780078017802780378047805780678077808780978107811781278137814781578167817781878197820782178227823782478257826782778287829783078317832783378347835783678377838783978407841784278437844784578467847784878497850785178527853785478557856785778587859786078617862786378647865786678677868786978707871787278737874787578767877787878797880788178827883788478857886788778887889789078917892789378947895789678977898789979007901790279037904790579067907790879097910791179127913791479157916791779187919792079217922792379247925792679277928792979307931793279337934793579367937793879397940794179427943794479457946794779487949795079517952795379547955795679577958795979607961796279637964796579667967796879697970797179727973797479757976797779787979798079817982798379847985798679877988798979907991799279937994799579967997799879998000800180028003800480058006800780088009801080118012801380148015801680178018801980208021802280238024802580268027802880298030803180328033803480358036803780388039804080418042804380448045804680478048804980508051805280538054805580568057805880598060806180628063806480658066806780688069807080718072807380748075807680778078807980808081808280838084808580868087808880898090809180928093809480958096809780988099810081018102810381048105810681078108810981108111811281138114811581168117811881198120812181228123812481258126812781288129813081318132813381348135813681378138813981408141814281438144814581468147814881498150815181528153815481558156815781588159816081618162816381648165816681678168816981708171817281738174817581768177817881798180818181828183818481858186818781888189819081918192819381948195819681978198819982008201820282038204820582068207820882098210821182128213821482158216821782188219822082218222822382248225822682278228822982308231823282338234823582368237823882398240824182428243824482458246824782488249825082518252825382548255825682578258825982608261826282638264826582668267826882698270827182728273827482758276827782788279828082818282828382848285828682878288828982908291829282938294829582968297829882998300830183028303830483058306830783088309831083118312831383148315831683178318831983208321832283238324832583268327832883298330833183328333833483358336833783388339834083418342834383448345834683478348834983508351835283538354835583568357835883598360836183628363836483658366836783688369837083718372837383748375837683778378837983808381838283838384838583868387838883898390839183928393839483958396839783988399840084018402840384048405840684078408840984108411841284138414841584168417841884198420842184228423842484258426842784288429843084318432843384348435843684378438843984408441844284438444844584468447844884498450845184528453845484558456845784588459846084618462846384648465846684678468846984708471847284738474847584768477847884798480848184828483848484858486848784888489849084918492849384948495849684978498849985008501850285038504850585068507850885098510851185128513851485158516851785188519852085218522852385248525852685278528852985308531853285338534853585368537853885398540854185428543854485458546854785488549855085518552855385548555855685578558855985608561856285638564856585668567856885698570857185728573857485758576857785788579858085818582858385848585858685878588858985908591859285938594859585968597859885998600860186028603860486058606860786088609861086118612861386148615861686178618861986208621
  1. /*
  2. *
  3. * linux/drivers/s390/net/qeth_main.c ($Revision: 1.236 $)
  4. *
  5. * Linux on zSeries OSA Express and HiperSockets support
  6. *
  7. * Copyright 2000,2003 IBM Corporation
  8. *
  9. * Author(s): Original Code written by
  10. * Utz Bacher (utz.bacher@de.ibm.com)
  11. * Rewritten by
  12. * Frank Pavlic (pavlic@de.ibm.com) and
  13. * Thomas Spatzier <tspat@de.ibm.com>
  14. *
  15. * $Revision: 1.236 $ $Date: 2005/05/04 20:19:18 $
  16. *
  17. * This program is free software; you can redistribute it and/or modify
  18. * it under the terms of the GNU General Public License as published by
  19. * the Free Software Foundation; either version 2, or (at your option)
  20. * any later version.
  21. *
  22. * This program is distributed in the hope that it will be useful,
  23. * but WITHOUT ANY WARRANTY; without even the implied warranty of
  24. * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
  25. * GNU General Public License for more details.
  26. *
  27. * You should have received a copy of the GNU General Public License
  28. * along with this program; if not, write to the Free Software
  29. * Foundation, Inc., 675 Mass Ave, Cambridge, MA 02139, USA.
  30. */
  31. #include <linux/config.h>
  32. #include <linux/module.h>
  33. #include <linux/moduleparam.h>
  34. #include <linux/string.h>
  35. #include <linux/errno.h>
  36. #include <linux/mm.h>
  37. #include <linux/ip.h>
  38. #include <linux/inetdevice.h>
  39. #include <linux/netdevice.h>
  40. #include <linux/sched.h>
  41. #include <linux/workqueue.h>
  42. #include <linux/kernel.h>
  43. #include <linux/slab.h>
  44. #include <linux/interrupt.h>
  45. #include <linux/tcp.h>
  46. #include <linux/icmp.h>
  47. #include <linux/skbuff.h>
  48. #include <linux/in.h>
  49. #include <linux/igmp.h>
  50. #include <linux/init.h>
  51. #include <linux/reboot.h>
  52. #include <linux/mii.h>
  53. #include <linux/rcupdate.h>
  54. #include <linux/ethtool.h>
  55. #include <net/arp.h>
  56. #include <net/ip.h>
  57. #include <net/route.h>
  58. #include <asm/ebcdic.h>
  59. #include <asm/io.h>
  60. #include <asm/qeth.h>
  61. #include <asm/timex.h>
  62. #include <asm/semaphore.h>
  63. #include <asm/uaccess.h>
  64. #include "qeth.h"
  65. #include "qeth_mpc.h"
  66. #include "qeth_fs.h"
  67. #include "qeth_eddp.h"
  68. #include "qeth_tso.h"
  69. #define VERSION_QETH_C "$Revision: 1.236 $"
  70. static const char *version = "qeth S/390 OSA-Express driver";
  71. /**
  72. * Debug Facility Stuff
  73. */
  74. static debug_info_t *qeth_dbf_setup = NULL;
  75. static debug_info_t *qeth_dbf_data = NULL;
  76. static debug_info_t *qeth_dbf_misc = NULL;
  77. static debug_info_t *qeth_dbf_control = NULL;
  78. debug_info_t *qeth_dbf_trace = NULL;
  79. static debug_info_t *qeth_dbf_sense = NULL;
  80. static debug_info_t *qeth_dbf_qerr = NULL;
  81. DEFINE_PER_CPU(char[256], qeth_dbf_txt_buf);
  82. /**
  83. * some more definitions and declarations
  84. */
  85. static unsigned int known_devices[][10] = QETH_MODELLIST_ARRAY;
  86. /* list of our cards */
  87. struct qeth_card_list_struct qeth_card_list;
  88. /*process list want to be notified*/
  89. spinlock_t qeth_notify_lock;
  90. struct list_head qeth_notify_list;
  91. static void qeth_send_control_data_cb(struct qeth_channel *,
  92. struct qeth_cmd_buffer *);
  93. /**
  94. * here we go with function implementation
  95. */
  96. static void
  97. qeth_init_qdio_info(struct qeth_card *card);
  98. static int
  99. qeth_init_qdio_queues(struct qeth_card *card);
  100. static int
  101. qeth_alloc_qdio_buffers(struct qeth_card *card);
  102. static void
  103. qeth_free_qdio_buffers(struct qeth_card *);
  104. static void
  105. qeth_clear_qdio_buffers(struct qeth_card *);
  106. static void
  107. qeth_clear_ip_list(struct qeth_card *, int, int);
  108. static void
  109. qeth_clear_ipacmd_list(struct qeth_card *);
  110. static int
  111. qeth_qdio_clear_card(struct qeth_card *, int);
  112. static void
  113. qeth_clear_working_pool_list(struct qeth_card *);
  114. static void
  115. qeth_clear_cmd_buffers(struct qeth_channel *);
  116. static int
  117. qeth_stop(struct net_device *);
  118. static void
  119. qeth_clear_ipato_list(struct qeth_card *);
  120. static int
  121. qeth_is_addr_covered_by_ipato(struct qeth_card *, struct qeth_ipaddr *);
  122. static void
  123. qeth_irq_tasklet(unsigned long);
  124. static int
  125. qeth_set_online(struct ccwgroup_device *);
  126. static int
  127. __qeth_set_online(struct ccwgroup_device *gdev, int recovery_mode);
  128. static struct qeth_ipaddr *
  129. qeth_get_addr_buffer(enum qeth_prot_versions);
  130. static void
  131. qeth_set_multicast_list(struct net_device *);
  132. static void
  133. qeth_notify_processes(void)
  134. {
  135. /*notify all registered processes */
  136. struct qeth_notify_list_struct *n_entry;
  137. QETH_DBF_TEXT(trace,3,"procnoti");
  138. spin_lock(&qeth_notify_lock);
  139. list_for_each_entry(n_entry, &qeth_notify_list, list) {
  140. send_sig(n_entry->signum, n_entry->task, 1);
  141. }
  142. spin_unlock(&qeth_notify_lock);
  143. }
  144. int
  145. qeth_notifier_unregister(struct task_struct *p)
  146. {
  147. struct qeth_notify_list_struct *n_entry, *tmp;
  148. QETH_DBF_TEXT(trace, 2, "notunreg");
  149. spin_lock(&qeth_notify_lock);
  150. list_for_each_entry_safe(n_entry, tmp, &qeth_notify_list, list) {
  151. if (n_entry->task == p) {
  152. list_del(&n_entry->list);
  153. kfree(n_entry);
  154. goto out;
  155. }
  156. }
  157. out:
  158. spin_unlock(&qeth_notify_lock);
  159. return 0;
  160. }
  161. int
  162. qeth_notifier_register(struct task_struct *p, int signum)
  163. {
  164. struct qeth_notify_list_struct *n_entry;
  165. /*check first if entry already exists*/
  166. spin_lock(&qeth_notify_lock);
  167. list_for_each_entry(n_entry, &qeth_notify_list, list) {
  168. if (n_entry->task == p) {
  169. n_entry->signum = signum;
  170. spin_unlock(&qeth_notify_lock);
  171. return 0;
  172. }
  173. }
  174. spin_unlock(&qeth_notify_lock);
  175. n_entry = (struct qeth_notify_list_struct *)
  176. kmalloc(sizeof(struct qeth_notify_list_struct),GFP_KERNEL);
  177. if (!n_entry)
  178. return -ENOMEM;
  179. n_entry->task = p;
  180. n_entry->signum = signum;
  181. spin_lock(&qeth_notify_lock);
  182. list_add(&n_entry->list,&qeth_notify_list);
  183. spin_unlock(&qeth_notify_lock);
  184. return 0;
  185. }
  186. /**
  187. * free channel command buffers
  188. */
  189. static void
  190. qeth_clean_channel(struct qeth_channel *channel)
  191. {
  192. int cnt;
  193. QETH_DBF_TEXT(setup, 2, "freech");
  194. for (cnt = 0; cnt < QETH_CMD_BUFFER_NO; cnt++)
  195. kfree(channel->iob[cnt].data);
  196. }
  197. /**
  198. * free card
  199. */
  200. static void
  201. qeth_free_card(struct qeth_card *card)
  202. {
  203. QETH_DBF_TEXT(setup, 2, "freecrd");
  204. QETH_DBF_HEX(setup, 2, &card, sizeof(void *));
  205. qeth_clean_channel(&card->read);
  206. qeth_clean_channel(&card->write);
  207. if (card->dev)
  208. free_netdev(card->dev);
  209. qeth_clear_ip_list(card, 0, 0);
  210. qeth_clear_ipato_list(card);
  211. kfree(card->ip_tbd_list);
  212. qeth_free_qdio_buffers(card);
  213. kfree(card);
  214. }
  215. /**
  216. * alloc memory for command buffer per channel
  217. */
  218. static int
  219. qeth_setup_channel(struct qeth_channel *channel)
  220. {
  221. int cnt;
  222. QETH_DBF_TEXT(setup, 2, "setupch");
  223. for (cnt=0; cnt < QETH_CMD_BUFFER_NO; cnt++) {
  224. channel->iob[cnt].data = (char *)
  225. kmalloc(QETH_BUFSIZE, GFP_DMA|GFP_KERNEL);
  226. if (channel->iob[cnt].data == NULL)
  227. break;
  228. channel->iob[cnt].state = BUF_STATE_FREE;
  229. channel->iob[cnt].channel = channel;
  230. channel->iob[cnt].callback = qeth_send_control_data_cb;
  231. channel->iob[cnt].rc = 0;
  232. }
  233. if (cnt < QETH_CMD_BUFFER_NO) {
  234. while (cnt-- > 0)
  235. kfree(channel->iob[cnt].data);
  236. return -ENOMEM;
  237. }
  238. channel->buf_no = 0;
  239. channel->io_buf_no = 0;
  240. atomic_set(&channel->irq_pending, 0);
  241. spin_lock_init(&channel->iob_lock);
  242. init_waitqueue_head(&channel->wait_q);
  243. channel->irq_tasklet.data = (unsigned long) channel;
  244. channel->irq_tasklet.func = qeth_irq_tasklet;
  245. return 0;
  246. }
  247. /**
  248. * alloc memory for card structure
  249. */
  250. static struct qeth_card *
  251. qeth_alloc_card(void)
  252. {
  253. struct qeth_card *card;
  254. QETH_DBF_TEXT(setup, 2, "alloccrd");
  255. card = (struct qeth_card *) kmalloc(sizeof(struct qeth_card),
  256. GFP_DMA|GFP_KERNEL);
  257. if (!card)
  258. return NULL;
  259. QETH_DBF_HEX(setup, 2, &card, sizeof(void *));
  260. memset(card, 0, sizeof(struct qeth_card));
  261. if (qeth_setup_channel(&card->read)) {
  262. kfree(card);
  263. return NULL;
  264. }
  265. if (qeth_setup_channel(&card->write)) {
  266. qeth_clean_channel(&card->read);
  267. kfree(card);
  268. return NULL;
  269. }
  270. return card;
  271. }
  272. static long
  273. __qeth_check_irb_error(struct ccw_device *cdev, struct irb *irb)
  274. {
  275. if (!IS_ERR(irb))
  276. return 0;
  277. switch (PTR_ERR(irb)) {
  278. case -EIO:
  279. PRINT_WARN("i/o-error on device %s\n", cdev->dev.bus_id);
  280. QETH_DBF_TEXT(trace, 2, "ckirberr");
  281. QETH_DBF_TEXT_(trace, 2, " rc%d", -EIO);
  282. break;
  283. case -ETIMEDOUT:
  284. PRINT_WARN("timeout on device %s\n", cdev->dev.bus_id);
  285. QETH_DBF_TEXT(trace, 2, "ckirberr");
  286. QETH_DBF_TEXT_(trace, 2, " rc%d", -ETIMEDOUT);
  287. break;
  288. default:
  289. PRINT_WARN("unknown error %ld on device %s\n", PTR_ERR(irb),
  290. cdev->dev.bus_id);
  291. QETH_DBF_TEXT(trace, 2, "ckirberr");
  292. QETH_DBF_TEXT(trace, 2, " rc???");
  293. }
  294. return PTR_ERR(irb);
  295. }
  296. static int
  297. qeth_get_problem(struct ccw_device *cdev, struct irb *irb)
  298. {
  299. int dstat,cstat;
  300. char *sense;
  301. sense = (char *) irb->ecw;
  302. cstat = irb->scsw.cstat;
  303. dstat = irb->scsw.dstat;
  304. if (cstat & (SCHN_STAT_CHN_CTRL_CHK | SCHN_STAT_INTF_CTRL_CHK |
  305. SCHN_STAT_CHN_DATA_CHK | SCHN_STAT_CHAIN_CHECK |
  306. SCHN_STAT_PROT_CHECK | SCHN_STAT_PROG_CHECK)) {
  307. QETH_DBF_TEXT(trace,2, "CGENCHK");
  308. PRINT_WARN("check on device %s, dstat=x%x, cstat=x%x ",
  309. cdev->dev.bus_id, dstat, cstat);
  310. HEXDUMP16(WARN, "irb: ", irb);
  311. HEXDUMP16(WARN, "irb: ", ((char *) irb) + 32);
  312. return 1;
  313. }
  314. if (dstat & DEV_STAT_UNIT_CHECK) {
  315. if (sense[SENSE_RESETTING_EVENT_BYTE] &
  316. SENSE_RESETTING_EVENT_FLAG) {
  317. QETH_DBF_TEXT(trace,2,"REVIND");
  318. return 1;
  319. }
  320. if (sense[SENSE_COMMAND_REJECT_BYTE] &
  321. SENSE_COMMAND_REJECT_FLAG) {
  322. QETH_DBF_TEXT(trace,2,"CMDREJi");
  323. return 0;
  324. }
  325. if ((sense[2] == 0xaf) && (sense[3] == 0xfe)) {
  326. QETH_DBF_TEXT(trace,2,"AFFE");
  327. return 1;
  328. }
  329. if ((!sense[0]) && (!sense[1]) && (!sense[2]) && (!sense[3])) {
  330. QETH_DBF_TEXT(trace,2,"ZEROSEN");
  331. return 0;
  332. }
  333. QETH_DBF_TEXT(trace,2,"DGENCHK");
  334. return 1;
  335. }
  336. return 0;
  337. }
  338. static int qeth_issue_next_read(struct qeth_card *);
  339. /**
  340. * interrupt handler
  341. */
  342. static void
  343. qeth_irq(struct ccw_device *cdev, unsigned long intparm, struct irb *irb)
  344. {
  345. int rc;
  346. int cstat,dstat;
  347. struct qeth_cmd_buffer *buffer;
  348. struct qeth_channel *channel;
  349. struct qeth_card *card;
  350. QETH_DBF_TEXT(trace,5,"irq");
  351. if (__qeth_check_irb_error(cdev, irb))
  352. return;
  353. cstat = irb->scsw.cstat;
  354. dstat = irb->scsw.dstat;
  355. card = CARD_FROM_CDEV(cdev);
  356. if (!card)
  357. return;
  358. if (card->read.ccwdev == cdev){
  359. channel = &card->read;
  360. QETH_DBF_TEXT(trace,5,"read");
  361. } else if (card->write.ccwdev == cdev) {
  362. channel = &card->write;
  363. QETH_DBF_TEXT(trace,5,"write");
  364. } else {
  365. channel = &card->data;
  366. QETH_DBF_TEXT(trace,5,"data");
  367. }
  368. atomic_set(&channel->irq_pending, 0);
  369. if (irb->scsw.fctl & (SCSW_FCTL_CLEAR_FUNC))
  370. channel->state = CH_STATE_STOPPED;
  371. if (irb->scsw.fctl & (SCSW_FCTL_HALT_FUNC))
  372. channel->state = CH_STATE_HALTED;
  373. /*let's wake up immediately on data channel*/
  374. if ((channel == &card->data) && (intparm != 0))
  375. goto out;
  376. if (intparm == QETH_CLEAR_CHANNEL_PARM) {
  377. QETH_DBF_TEXT(trace, 6, "clrchpar");
  378. /* we don't have to handle this further */
  379. intparm = 0;
  380. }
  381. if (intparm == QETH_HALT_CHANNEL_PARM) {
  382. QETH_DBF_TEXT(trace, 6, "hltchpar");
  383. /* we don't have to handle this further */
  384. intparm = 0;
  385. }
  386. if ((dstat & DEV_STAT_UNIT_EXCEP) ||
  387. (dstat & DEV_STAT_UNIT_CHECK) ||
  388. (cstat)) {
  389. if (irb->esw.esw0.erw.cons) {
  390. /* TODO: we should make this s390dbf */
  391. PRINT_WARN("sense data available on channel %s.\n",
  392. CHANNEL_ID(channel));
  393. PRINT_WARN(" cstat 0x%X\n dstat 0x%X\n", cstat, dstat);
  394. HEXDUMP16(WARN,"irb: ",irb);
  395. HEXDUMP16(WARN,"sense data: ",irb->ecw);
  396. }
  397. rc = qeth_get_problem(cdev,irb);
  398. if (rc) {
  399. qeth_schedule_recovery(card);
  400. goto out;
  401. }
  402. }
  403. if (intparm) {
  404. buffer = (struct qeth_cmd_buffer *) __va((addr_t)intparm);
  405. buffer->state = BUF_STATE_PROCESSED;
  406. }
  407. if (channel == &card->data)
  408. return;
  409. if (channel == &card->read &&
  410. channel->state == CH_STATE_UP)
  411. qeth_issue_next_read(card);
  412. tasklet_schedule(&channel->irq_tasklet);
  413. return;
  414. out:
  415. wake_up(&card->wait_q);
  416. }
  417. /**
  418. * tasklet function scheduled from irq handler
  419. */
  420. static void
  421. qeth_irq_tasklet(unsigned long data)
  422. {
  423. struct qeth_card *card;
  424. struct qeth_channel *channel;
  425. struct qeth_cmd_buffer *iob;
  426. __u8 index;
  427. QETH_DBF_TEXT(trace,5,"irqtlet");
  428. channel = (struct qeth_channel *) data;
  429. iob = channel->iob;
  430. index = channel->buf_no;
  431. card = CARD_FROM_CDEV(channel->ccwdev);
  432. while (iob[index].state == BUF_STATE_PROCESSED) {
  433. if (iob[index].callback !=NULL) {
  434. iob[index].callback(channel,iob + index);
  435. }
  436. index = (index + 1) % QETH_CMD_BUFFER_NO;
  437. }
  438. channel->buf_no = index;
  439. wake_up(&card->wait_q);
  440. }
  441. static int qeth_stop_card(struct qeth_card *, int);
  442. static int
  443. __qeth_set_offline(struct ccwgroup_device *cgdev, int recovery_mode)
  444. {
  445. struct qeth_card *card = (struct qeth_card *) cgdev->dev.driver_data;
  446. int rc = 0, rc2 = 0, rc3 = 0;
  447. enum qeth_card_states recover_flag;
  448. QETH_DBF_TEXT(setup, 3, "setoffl");
  449. QETH_DBF_HEX(setup, 3, &card, sizeof(void *));
  450. recover_flag = card->state;
  451. if (qeth_stop_card(card, recovery_mode) == -ERESTARTSYS){
  452. PRINT_WARN("Stopping card %s interrupted by user!\n",
  453. CARD_BUS_ID(card));
  454. return -ERESTARTSYS;
  455. }
  456. rc = ccw_device_set_offline(CARD_DDEV(card));
  457. rc2 = ccw_device_set_offline(CARD_WDEV(card));
  458. rc3 = ccw_device_set_offline(CARD_RDEV(card));
  459. if (!rc)
  460. rc = (rc2) ? rc2 : rc3;
  461. if (rc)
  462. QETH_DBF_TEXT_(setup, 2, "1err%d", rc);
  463. if (recover_flag == CARD_STATE_UP)
  464. card->state = CARD_STATE_RECOVER;
  465. qeth_notify_processes();
  466. return 0;
  467. }
  468. static int
  469. qeth_set_offline(struct ccwgroup_device *cgdev)
  470. {
  471. return __qeth_set_offline(cgdev, 0);
  472. }
  473. static int
  474. qeth_wait_for_threads(struct qeth_card *card, unsigned long threads);
  475. static void
  476. qeth_remove_device(struct ccwgroup_device *cgdev)
  477. {
  478. struct qeth_card *card = (struct qeth_card *) cgdev->dev.driver_data;
  479. unsigned long flags;
  480. QETH_DBF_TEXT(setup, 3, "rmdev");
  481. QETH_DBF_HEX(setup, 3, &card, sizeof(void *));
  482. if (!card)
  483. return;
  484. if (qeth_wait_for_threads(card, 0xffffffff))
  485. return;
  486. if (cgdev->state == CCWGROUP_ONLINE){
  487. card->use_hard_stop = 1;
  488. qeth_set_offline(cgdev);
  489. }
  490. /* remove form our internal list */
  491. write_lock_irqsave(&qeth_card_list.rwlock, flags);
  492. list_del(&card->list);
  493. write_unlock_irqrestore(&qeth_card_list.rwlock, flags);
  494. if (card->dev)
  495. unregister_netdev(card->dev);
  496. qeth_remove_device_attributes(&cgdev->dev);
  497. qeth_free_card(card);
  498. cgdev->dev.driver_data = NULL;
  499. put_device(&cgdev->dev);
  500. }
  501. static int
  502. qeth_register_addr_entry(struct qeth_card *, struct qeth_ipaddr *);
  503. static int
  504. qeth_deregister_addr_entry(struct qeth_card *, struct qeth_ipaddr *);
  505. /**
  506. * Add/remove address to/from card's ip list, i.e. try to add or remove
  507. * reference to/from an IP address that is already registered on the card.
  508. * Returns:
  509. * 0 address was on card and its reference count has been adjusted,
  510. * but is still > 0, so nothing has to be done
  511. * also returns 0 if card was not on card and the todo was to delete
  512. * the address -> there is also nothing to be done
  513. * 1 address was not on card and the todo is to add it to the card's ip
  514. * list
  515. * -1 address was on card and its reference count has been decremented
  516. * to <= 0 by the todo -> address must be removed from card
  517. */
  518. static int
  519. __qeth_ref_ip_on_card(struct qeth_card *card, struct qeth_ipaddr *todo,
  520. struct qeth_ipaddr **__addr)
  521. {
  522. struct qeth_ipaddr *addr;
  523. int found = 0;
  524. list_for_each_entry(addr, &card->ip_list, entry) {
  525. if (card->options.layer2) {
  526. if ((addr->type == todo->type) &&
  527. (memcmp(&addr->mac, &todo->mac,
  528. OSA_ADDR_LEN) == 0)) {
  529. found = 1;
  530. break;
  531. }
  532. continue;
  533. }
  534. if ((addr->proto == QETH_PROT_IPV4) &&
  535. (todo->proto == QETH_PROT_IPV4) &&
  536. (addr->type == todo->type) &&
  537. (addr->u.a4.addr == todo->u.a4.addr) &&
  538. (addr->u.a4.mask == todo->u.a4.mask)) {
  539. found = 1;
  540. break;
  541. }
  542. if ((addr->proto == QETH_PROT_IPV6) &&
  543. (todo->proto == QETH_PROT_IPV6) &&
  544. (addr->type == todo->type) &&
  545. (addr->u.a6.pfxlen == todo->u.a6.pfxlen) &&
  546. (memcmp(&addr->u.a6.addr, &todo->u.a6.addr,
  547. sizeof(struct in6_addr)) == 0)) {
  548. found = 1;
  549. break;
  550. }
  551. }
  552. if (found) {
  553. addr->users += todo->users;
  554. if (addr->users <= 0){
  555. *__addr = addr;
  556. return -1;
  557. } else {
  558. /* for VIPA and RXIP limit refcount to 1 */
  559. if (addr->type != QETH_IP_TYPE_NORMAL)
  560. addr->users = 1;
  561. return 0;
  562. }
  563. }
  564. if (todo->users > 0) {
  565. /* for VIPA and RXIP limit refcount to 1 */
  566. if (todo->type != QETH_IP_TYPE_NORMAL)
  567. todo->users = 1;
  568. return 1;
  569. } else
  570. return 0;
  571. }
  572. static inline int
  573. __qeth_address_exists_in_list(struct list_head *list, struct qeth_ipaddr *addr,
  574. int same_type)
  575. {
  576. struct qeth_ipaddr *tmp;
  577. list_for_each_entry(tmp, list, entry) {
  578. if ((tmp->proto == QETH_PROT_IPV4) &&
  579. (addr->proto == QETH_PROT_IPV4) &&
  580. ((same_type && (tmp->type == addr->type)) ||
  581. (!same_type && (tmp->type != addr->type)) ) &&
  582. (tmp->u.a4.addr == addr->u.a4.addr) ){
  583. return 1;
  584. }
  585. if ((tmp->proto == QETH_PROT_IPV6) &&
  586. (addr->proto == QETH_PROT_IPV6) &&
  587. ((same_type && (tmp->type == addr->type)) ||
  588. (!same_type && (tmp->type != addr->type)) ) &&
  589. (memcmp(&tmp->u.a6.addr, &addr->u.a6.addr,
  590. sizeof(struct in6_addr)) == 0) ) {
  591. return 1;
  592. }
  593. }
  594. return 0;
  595. }
  596. /*
  597. * Add IP to be added to todo list. If there is already an "add todo"
  598. * in this list we just incremenent the reference count.
  599. * Returns 0 if we just incremented reference count.
  600. */
  601. static int
  602. __qeth_insert_ip_todo(struct qeth_card *card, struct qeth_ipaddr *addr, int add)
  603. {
  604. struct qeth_ipaddr *tmp, *t;
  605. int found = 0;
  606. list_for_each_entry_safe(tmp, t, card->ip_tbd_list, entry) {
  607. if ((addr->type == QETH_IP_TYPE_DEL_ALL_MC) &&
  608. (tmp->type == QETH_IP_TYPE_DEL_ALL_MC))
  609. return 0;
  610. if (card->options.layer2) {
  611. if ((tmp->type == addr->type) &&
  612. (tmp->is_multicast == addr->is_multicast) &&
  613. (memcmp(&tmp->mac, &addr->mac,
  614. OSA_ADDR_LEN) == 0)) {
  615. found = 1;
  616. break;
  617. }
  618. continue;
  619. }
  620. if ((tmp->proto == QETH_PROT_IPV4) &&
  621. (addr->proto == QETH_PROT_IPV4) &&
  622. (tmp->type == addr->type) &&
  623. (tmp->is_multicast == addr->is_multicast) &&
  624. (tmp->u.a4.addr == addr->u.a4.addr) &&
  625. (tmp->u.a4.mask == addr->u.a4.mask)) {
  626. found = 1;
  627. break;
  628. }
  629. if ((tmp->proto == QETH_PROT_IPV6) &&
  630. (addr->proto == QETH_PROT_IPV6) &&
  631. (tmp->type == addr->type) &&
  632. (tmp->is_multicast == addr->is_multicast) &&
  633. (tmp->u.a6.pfxlen == addr->u.a6.pfxlen) &&
  634. (memcmp(&tmp->u.a6.addr, &addr->u.a6.addr,
  635. sizeof(struct in6_addr)) == 0)) {
  636. found = 1;
  637. break;
  638. }
  639. }
  640. if (found){
  641. if (addr->users != 0)
  642. tmp->users += addr->users;
  643. else
  644. tmp->users += add? 1:-1;
  645. if (tmp->users == 0) {
  646. list_del(&tmp->entry);
  647. kfree(tmp);
  648. }
  649. return 0;
  650. } else {
  651. if (addr->type == QETH_IP_TYPE_DEL_ALL_MC)
  652. list_add(&addr->entry, card->ip_tbd_list);
  653. else {
  654. if (addr->users == 0)
  655. addr->users += add? 1:-1;
  656. if (add && (addr->type == QETH_IP_TYPE_NORMAL) &&
  657. qeth_is_addr_covered_by_ipato(card, addr)){
  658. QETH_DBF_TEXT(trace, 2, "tkovaddr");
  659. addr->set_flags |= QETH_IPA_SETIP_TAKEOVER_FLAG;
  660. }
  661. list_add_tail(&addr->entry, card->ip_tbd_list);
  662. }
  663. return 1;
  664. }
  665. }
  666. /**
  667. * Remove IP address from list
  668. */
  669. static int
  670. qeth_delete_ip(struct qeth_card *card, struct qeth_ipaddr *addr)
  671. {
  672. unsigned long flags;
  673. int rc = 0;
  674. QETH_DBF_TEXT(trace, 4, "delip");
  675. if (card->options.layer2)
  676. QETH_DBF_HEX(trace, 4, &addr->mac, 6);
  677. else if (addr->proto == QETH_PROT_IPV4)
  678. QETH_DBF_HEX(trace, 4, &addr->u.a4.addr, 4);
  679. else {
  680. QETH_DBF_HEX(trace, 4, &addr->u.a6.addr, 8);
  681. QETH_DBF_HEX(trace, 4, ((char *)&addr->u.a6.addr) + 8, 8);
  682. }
  683. spin_lock_irqsave(&card->ip_lock, flags);
  684. rc = __qeth_insert_ip_todo(card, addr, 0);
  685. spin_unlock_irqrestore(&card->ip_lock, flags);
  686. return rc;
  687. }
  688. static int
  689. qeth_add_ip(struct qeth_card *card, struct qeth_ipaddr *addr)
  690. {
  691. unsigned long flags;
  692. int rc = 0;
  693. QETH_DBF_TEXT(trace, 4, "addip");
  694. if (card->options.layer2)
  695. QETH_DBF_HEX(trace, 4, &addr->mac, 6);
  696. else if (addr->proto == QETH_PROT_IPV4)
  697. QETH_DBF_HEX(trace, 4, &addr->u.a4.addr, 4);
  698. else {
  699. QETH_DBF_HEX(trace, 4, &addr->u.a6.addr, 8);
  700. QETH_DBF_HEX(trace, 4, ((char *)&addr->u.a6.addr) + 8, 8);
  701. }
  702. spin_lock_irqsave(&card->ip_lock, flags);
  703. rc = __qeth_insert_ip_todo(card, addr, 1);
  704. spin_unlock_irqrestore(&card->ip_lock, flags);
  705. return rc;
  706. }
  707. static inline void
  708. __qeth_delete_all_mc(struct qeth_card *card, unsigned long *flags)
  709. {
  710. struct qeth_ipaddr *addr, *tmp;
  711. int rc;
  712. list_for_each_entry_safe(addr, tmp, &card->ip_list, entry) {
  713. if (addr->is_multicast) {
  714. spin_unlock_irqrestore(&card->ip_lock, *flags);
  715. rc = qeth_deregister_addr_entry(card, addr);
  716. spin_lock_irqsave(&card->ip_lock, *flags);
  717. if (!rc) {
  718. list_del(&addr->entry);
  719. kfree(addr);
  720. }
  721. }
  722. }
  723. }
  724. static void
  725. qeth_set_ip_addr_list(struct qeth_card *card)
  726. {
  727. struct list_head *tbd_list;
  728. struct qeth_ipaddr *todo, *addr;
  729. unsigned long flags;
  730. int rc;
  731. QETH_DBF_TEXT(trace, 2, "sdiplist");
  732. QETH_DBF_HEX(trace, 2, &card, sizeof(void *));
  733. spin_lock_irqsave(&card->ip_lock, flags);
  734. tbd_list = card->ip_tbd_list;
  735. card->ip_tbd_list = kmalloc(sizeof(struct list_head), GFP_ATOMIC);
  736. if (!card->ip_tbd_list) {
  737. QETH_DBF_TEXT(trace, 0, "silnomem");
  738. card->ip_tbd_list = tbd_list;
  739. spin_unlock_irqrestore(&card->ip_lock, flags);
  740. return;
  741. } else
  742. INIT_LIST_HEAD(card->ip_tbd_list);
  743. while (!list_empty(tbd_list)){
  744. todo = list_entry(tbd_list->next, struct qeth_ipaddr, entry);
  745. list_del(&todo->entry);
  746. if (todo->type == QETH_IP_TYPE_DEL_ALL_MC){
  747. __qeth_delete_all_mc(card, &flags);
  748. kfree(todo);
  749. continue;
  750. }
  751. rc = __qeth_ref_ip_on_card(card, todo, &addr);
  752. if (rc == 0) {
  753. /* nothing to be done; only adjusted refcount */
  754. kfree(todo);
  755. } else if (rc == 1) {
  756. /* new entry to be added to on-card list */
  757. spin_unlock_irqrestore(&card->ip_lock, flags);
  758. rc = qeth_register_addr_entry(card, todo);
  759. spin_lock_irqsave(&card->ip_lock, flags);
  760. if (!rc)
  761. list_add_tail(&todo->entry, &card->ip_list);
  762. else
  763. kfree(todo);
  764. } else if (rc == -1) {
  765. /* on-card entry to be removed */
  766. list_del_init(&addr->entry);
  767. spin_unlock_irqrestore(&card->ip_lock, flags);
  768. rc = qeth_deregister_addr_entry(card, addr);
  769. spin_lock_irqsave(&card->ip_lock, flags);
  770. if (!rc)
  771. kfree(addr);
  772. else
  773. list_add_tail(&addr->entry, &card->ip_list);
  774. kfree(todo);
  775. }
  776. }
  777. spin_unlock_irqrestore(&card->ip_lock, flags);
  778. kfree(tbd_list);
  779. }
  780. static void qeth_delete_mc_addresses(struct qeth_card *);
  781. static void qeth_add_multicast_ipv4(struct qeth_card *);
  782. static void qeth_layer2_add_multicast(struct qeth_card *);
  783. #ifdef CONFIG_QETH_IPV6
  784. static void qeth_add_multicast_ipv6(struct qeth_card *);
  785. #endif
  786. static inline int
  787. qeth_set_thread_start_bit(struct qeth_card *card, unsigned long thread)
  788. {
  789. unsigned long flags;
  790. spin_lock_irqsave(&card->thread_mask_lock, flags);
  791. if ( !(card->thread_allowed_mask & thread) ||
  792. (card->thread_start_mask & thread) ) {
  793. spin_unlock_irqrestore(&card->thread_mask_lock, flags);
  794. return -EPERM;
  795. }
  796. card->thread_start_mask |= thread;
  797. spin_unlock_irqrestore(&card->thread_mask_lock, flags);
  798. return 0;
  799. }
  800. static void
  801. qeth_clear_thread_start_bit(struct qeth_card *card, unsigned long thread)
  802. {
  803. unsigned long flags;
  804. spin_lock_irqsave(&card->thread_mask_lock, flags);
  805. card->thread_start_mask &= ~thread;
  806. spin_unlock_irqrestore(&card->thread_mask_lock, flags);
  807. wake_up(&card->wait_q);
  808. }
  809. static void
  810. qeth_clear_thread_running_bit(struct qeth_card *card, unsigned long thread)
  811. {
  812. unsigned long flags;
  813. spin_lock_irqsave(&card->thread_mask_lock, flags);
  814. card->thread_running_mask &= ~thread;
  815. spin_unlock_irqrestore(&card->thread_mask_lock, flags);
  816. wake_up(&card->wait_q);
  817. }
  818. static inline int
  819. __qeth_do_run_thread(struct qeth_card *card, unsigned long thread)
  820. {
  821. unsigned long flags;
  822. int rc = 0;
  823. spin_lock_irqsave(&card->thread_mask_lock, flags);
  824. if (card->thread_start_mask & thread){
  825. if ((card->thread_allowed_mask & thread) &&
  826. !(card->thread_running_mask & thread)){
  827. rc = 1;
  828. card->thread_start_mask &= ~thread;
  829. card->thread_running_mask |= thread;
  830. } else
  831. rc = -EPERM;
  832. }
  833. spin_unlock_irqrestore(&card->thread_mask_lock, flags);
  834. return rc;
  835. }
  836. static int
  837. qeth_do_run_thread(struct qeth_card *card, unsigned long thread)
  838. {
  839. int rc = 0;
  840. wait_event(card->wait_q,
  841. (rc = __qeth_do_run_thread(card, thread)) >= 0);
  842. return rc;
  843. }
  844. static int
  845. qeth_register_ip_addresses(void *ptr)
  846. {
  847. struct qeth_card *card;
  848. card = (struct qeth_card *) ptr;
  849. daemonize("qeth_reg_ip");
  850. QETH_DBF_TEXT(trace,4,"regipth1");
  851. if (!qeth_do_run_thread(card, QETH_SET_IP_THREAD))
  852. return 0;
  853. QETH_DBF_TEXT(trace,4,"regipth2");
  854. qeth_set_ip_addr_list(card);
  855. qeth_clear_thread_running_bit(card, QETH_SET_IP_THREAD);
  856. return 0;
  857. }
  858. static int
  859. qeth_recover(void *ptr)
  860. {
  861. struct qeth_card *card;
  862. int rc = 0;
  863. card = (struct qeth_card *) ptr;
  864. daemonize("qeth_recover");
  865. QETH_DBF_TEXT(trace,2,"recover1");
  866. QETH_DBF_HEX(trace, 2, &card, sizeof(void *));
  867. if (!qeth_do_run_thread(card, QETH_RECOVER_THREAD))
  868. return 0;
  869. QETH_DBF_TEXT(trace,2,"recover2");
  870. PRINT_WARN("Recovery of device %s started ...\n",
  871. CARD_BUS_ID(card));
  872. card->use_hard_stop = 1;
  873. __qeth_set_offline(card->gdev,1);
  874. rc = __qeth_set_online(card->gdev,1);
  875. if (!rc)
  876. PRINT_INFO("Device %s successfully recovered!\n",
  877. CARD_BUS_ID(card));
  878. else
  879. PRINT_INFO("Device %s could not be recovered!\n",
  880. CARD_BUS_ID(card));
  881. /* don't run another scheduled recovery */
  882. qeth_clear_thread_start_bit(card, QETH_RECOVER_THREAD);
  883. qeth_clear_thread_running_bit(card, QETH_RECOVER_THREAD);
  884. return 0;
  885. }
  886. void
  887. qeth_schedule_recovery(struct qeth_card *card)
  888. {
  889. QETH_DBF_TEXT(trace,2,"startrec");
  890. if (qeth_set_thread_start_bit(card, QETH_RECOVER_THREAD) == 0)
  891. schedule_work(&card->kernel_thread_starter);
  892. }
  893. static int
  894. qeth_do_start_thread(struct qeth_card *card, unsigned long thread)
  895. {
  896. unsigned long flags;
  897. int rc = 0;
  898. spin_lock_irqsave(&card->thread_mask_lock, flags);
  899. QETH_DBF_TEXT_(trace, 4, " %02x%02x%02x",
  900. (u8) card->thread_start_mask,
  901. (u8) card->thread_allowed_mask,
  902. (u8) card->thread_running_mask);
  903. rc = (card->thread_start_mask & thread);
  904. spin_unlock_irqrestore(&card->thread_mask_lock, flags);
  905. return rc;
  906. }
  907. static void
  908. qeth_start_kernel_thread(struct qeth_card *card)
  909. {
  910. QETH_DBF_TEXT(trace , 2, "strthrd");
  911. if (card->read.state != CH_STATE_UP &&
  912. card->write.state != CH_STATE_UP)
  913. return;
  914. if (qeth_do_start_thread(card, QETH_SET_IP_THREAD))
  915. kernel_thread(qeth_register_ip_addresses, (void *)card,SIGCHLD);
  916. if (qeth_do_start_thread(card, QETH_RECOVER_THREAD))
  917. kernel_thread(qeth_recover, (void *) card, SIGCHLD);
  918. }
  919. static void
  920. qeth_set_intial_options(struct qeth_card *card)
  921. {
  922. card->options.route4.type = NO_ROUTER;
  923. #ifdef CONFIG_QETH_IPV6
  924. card->options.route6.type = NO_ROUTER;
  925. #endif /* QETH_IPV6 */
  926. card->options.checksum_type = QETH_CHECKSUM_DEFAULT;
  927. card->options.broadcast_mode = QETH_TR_BROADCAST_ALLRINGS;
  928. card->options.macaddr_mode = QETH_TR_MACADDR_NONCANONICAL;
  929. card->options.fake_broadcast = 0;
  930. card->options.add_hhlen = DEFAULT_ADD_HHLEN;
  931. card->options.fake_ll = 0;
  932. if (card->info.type == QETH_CARD_TYPE_OSN)
  933. card->options.layer2 = 1;
  934. else
  935. card->options.layer2 = 0;
  936. }
  937. /**
  938. * initialize channels ,card and all state machines
  939. */
  940. static int
  941. qeth_setup_card(struct qeth_card *card)
  942. {
  943. QETH_DBF_TEXT(setup, 2, "setupcrd");
  944. QETH_DBF_HEX(setup, 2, &card, sizeof(void *));
  945. card->read.state = CH_STATE_DOWN;
  946. card->write.state = CH_STATE_DOWN;
  947. card->data.state = CH_STATE_DOWN;
  948. card->state = CARD_STATE_DOWN;
  949. card->lan_online = 0;
  950. card->use_hard_stop = 0;
  951. card->dev = NULL;
  952. #ifdef CONFIG_QETH_VLAN
  953. spin_lock_init(&card->vlanlock);
  954. card->vlangrp = NULL;
  955. #endif
  956. spin_lock_init(&card->lock);
  957. spin_lock_init(&card->ip_lock);
  958. spin_lock_init(&card->thread_mask_lock);
  959. card->thread_start_mask = 0;
  960. card->thread_allowed_mask = 0;
  961. card->thread_running_mask = 0;
  962. INIT_WORK(&card->kernel_thread_starter,
  963. (void *)qeth_start_kernel_thread,card);
  964. INIT_LIST_HEAD(&card->ip_list);
  965. card->ip_tbd_list = kmalloc(sizeof(struct list_head), GFP_KERNEL);
  966. if (!card->ip_tbd_list) {
  967. QETH_DBF_TEXT(setup, 0, "iptbdnom");
  968. return -ENOMEM;
  969. }
  970. INIT_LIST_HEAD(card->ip_tbd_list);
  971. INIT_LIST_HEAD(&card->cmd_waiter_list);
  972. init_waitqueue_head(&card->wait_q);
  973. /* intial options */
  974. qeth_set_intial_options(card);
  975. /* IP address takeover */
  976. INIT_LIST_HEAD(&card->ipato.entries);
  977. card->ipato.enabled = 0;
  978. card->ipato.invert4 = 0;
  979. card->ipato.invert6 = 0;
  980. /* init QDIO stuff */
  981. qeth_init_qdio_info(card);
  982. return 0;
  983. }
  984. static int
  985. is_1920_device (struct qeth_card *card)
  986. {
  987. int single_queue = 0;
  988. struct ccw_device *ccwdev;
  989. struct channelPath_dsc {
  990. u8 flags;
  991. u8 lsn;
  992. u8 desc;
  993. u8 chpid;
  994. u8 swla;
  995. u8 zeroes;
  996. u8 chla;
  997. u8 chpp;
  998. } *chp_dsc;
  999. QETH_DBF_TEXT(setup, 2, "chk_1920");
  1000. ccwdev = card->data.ccwdev;
  1001. chp_dsc = (struct channelPath_dsc *)ccw_device_get_chp_desc(ccwdev, 0);
  1002. if (chp_dsc != NULL) {
  1003. /* CHPP field bit 6 == 1 -> single queue */
  1004. single_queue = ((chp_dsc->chpp & 0x02) == 0x02);
  1005. kfree(chp_dsc);
  1006. }
  1007. QETH_DBF_TEXT_(setup, 2, "rc:%x", single_queue);
  1008. return single_queue;
  1009. }
  1010. static int
  1011. qeth_determine_card_type(struct qeth_card *card)
  1012. {
  1013. int i = 0;
  1014. QETH_DBF_TEXT(setup, 2, "detcdtyp");
  1015. card->qdio.do_prio_queueing = QETH_PRIOQ_DEFAULT;
  1016. card->qdio.default_out_queue = QETH_DEFAULT_QUEUE;
  1017. while (known_devices[i][4]) {
  1018. if ((CARD_RDEV(card)->id.dev_type == known_devices[i][2]) &&
  1019. (CARD_RDEV(card)->id.dev_model == known_devices[i][3])) {
  1020. card->info.type = known_devices[i][4];
  1021. card->qdio.no_out_queues = known_devices[i][8];
  1022. card->info.is_multicast_different = known_devices[i][9];
  1023. if (is_1920_device(card)) {
  1024. PRINT_INFO("Priority Queueing not able "
  1025. "due to hardware limitations!\n");
  1026. card->qdio.no_out_queues = 1;
  1027. card->qdio.default_out_queue = 0;
  1028. }
  1029. return 0;
  1030. }
  1031. i++;
  1032. }
  1033. card->info.type = QETH_CARD_TYPE_UNKNOWN;
  1034. PRINT_ERR("unknown card type on device %s\n", CARD_BUS_ID(card));
  1035. return -ENOENT;
  1036. }
  1037. static int
  1038. qeth_probe_device(struct ccwgroup_device *gdev)
  1039. {
  1040. struct qeth_card *card;
  1041. struct device *dev;
  1042. unsigned long flags;
  1043. int rc;
  1044. QETH_DBF_TEXT(setup, 2, "probedev");
  1045. dev = &gdev->dev;
  1046. if (!get_device(dev))
  1047. return -ENODEV;
  1048. QETH_DBF_TEXT_(setup, 2, "%s", gdev->dev.bus_id);
  1049. card = qeth_alloc_card();
  1050. if (!card) {
  1051. put_device(dev);
  1052. QETH_DBF_TEXT_(setup, 2, "1err%d", -ENOMEM);
  1053. return -ENOMEM;
  1054. }
  1055. card->read.ccwdev = gdev->cdev[0];
  1056. card->write.ccwdev = gdev->cdev[1];
  1057. card->data.ccwdev = gdev->cdev[2];
  1058. gdev->dev.driver_data = card;
  1059. card->gdev = gdev;
  1060. gdev->cdev[0]->handler = qeth_irq;
  1061. gdev->cdev[1]->handler = qeth_irq;
  1062. gdev->cdev[2]->handler = qeth_irq;
  1063. if ((rc = qeth_determine_card_type(card))){
  1064. PRINT_WARN("%s: not a valid card type\n", __func__);
  1065. QETH_DBF_TEXT_(setup, 2, "3err%d", rc);
  1066. put_device(dev);
  1067. qeth_free_card(card);
  1068. return rc;
  1069. }
  1070. if ((rc = qeth_setup_card(card))){
  1071. QETH_DBF_TEXT_(setup, 2, "2err%d", rc);
  1072. put_device(dev);
  1073. qeth_free_card(card);
  1074. return rc;
  1075. }
  1076. rc = qeth_create_device_attributes(dev);
  1077. if (rc) {
  1078. put_device(dev);
  1079. qeth_free_card(card);
  1080. return rc;
  1081. }
  1082. /* insert into our internal list */
  1083. write_lock_irqsave(&qeth_card_list.rwlock, flags);
  1084. list_add_tail(&card->list, &qeth_card_list.list);
  1085. write_unlock_irqrestore(&qeth_card_list.rwlock, flags);
  1086. return rc;
  1087. }
  1088. static int
  1089. qeth_get_unitaddr(struct qeth_card *card)
  1090. {
  1091. int length;
  1092. char *prcd;
  1093. int rc;
  1094. QETH_DBF_TEXT(setup, 2, "getunit");
  1095. rc = read_conf_data(CARD_DDEV(card), (void **) &prcd, &length);
  1096. if (rc) {
  1097. PRINT_ERR("read_conf_data for device %s returned %i\n",
  1098. CARD_DDEV_ID(card), rc);
  1099. return rc;
  1100. }
  1101. card->info.chpid = prcd[30];
  1102. card->info.unit_addr2 = prcd[31];
  1103. card->info.cula = prcd[63];
  1104. card->info.guestlan = ((prcd[0x10] == _ascebc['V']) &&
  1105. (prcd[0x11] == _ascebc['M']));
  1106. return 0;
  1107. }
  1108. static void
  1109. qeth_init_tokens(struct qeth_card *card)
  1110. {
  1111. card->token.issuer_rm_w = 0x00010103UL;
  1112. card->token.cm_filter_w = 0x00010108UL;
  1113. card->token.cm_connection_w = 0x0001010aUL;
  1114. card->token.ulp_filter_w = 0x0001010bUL;
  1115. card->token.ulp_connection_w = 0x0001010dUL;
  1116. }
  1117. static inline __u16
  1118. raw_devno_from_bus_id(char *id)
  1119. {
  1120. id += (strlen(id) - 4);
  1121. return (__u16) simple_strtoul(id, &id, 16);
  1122. }
  1123. /**
  1124. * setup channel
  1125. */
  1126. static void
  1127. qeth_setup_ccw(struct qeth_channel *channel,unsigned char *iob, __u32 len)
  1128. {
  1129. struct qeth_card *card;
  1130. QETH_DBF_TEXT(trace, 4, "setupccw");
  1131. card = CARD_FROM_CDEV(channel->ccwdev);
  1132. if (channel == &card->read)
  1133. memcpy(&channel->ccw, READ_CCW, sizeof(struct ccw1));
  1134. else
  1135. memcpy(&channel->ccw, WRITE_CCW, sizeof(struct ccw1));
  1136. channel->ccw.count = len;
  1137. channel->ccw.cda = (__u32) __pa(iob);
  1138. }
  1139. /**
  1140. * get free buffer for ccws (IDX activation, lancmds,ipassists...)
  1141. */
  1142. static struct qeth_cmd_buffer *
  1143. __qeth_get_buffer(struct qeth_channel *channel)
  1144. {
  1145. __u8 index;
  1146. QETH_DBF_TEXT(trace, 6, "getbuff");
  1147. index = channel->io_buf_no;
  1148. do {
  1149. if (channel->iob[index].state == BUF_STATE_FREE) {
  1150. channel->iob[index].state = BUF_STATE_LOCKED;
  1151. channel->io_buf_no = (channel->io_buf_no + 1) %
  1152. QETH_CMD_BUFFER_NO;
  1153. memset(channel->iob[index].data, 0, QETH_BUFSIZE);
  1154. return channel->iob + index;
  1155. }
  1156. index = (index + 1) % QETH_CMD_BUFFER_NO;
  1157. } while(index != channel->io_buf_no);
  1158. return NULL;
  1159. }
  1160. /**
  1161. * release command buffer
  1162. */
  1163. static void
  1164. qeth_release_buffer(struct qeth_channel *channel, struct qeth_cmd_buffer *iob)
  1165. {
  1166. unsigned long flags;
  1167. QETH_DBF_TEXT(trace, 6, "relbuff");
  1168. spin_lock_irqsave(&channel->iob_lock, flags);
  1169. memset(iob->data, 0, QETH_BUFSIZE);
  1170. iob->state = BUF_STATE_FREE;
  1171. iob->callback = qeth_send_control_data_cb;
  1172. iob->rc = 0;
  1173. spin_unlock_irqrestore(&channel->iob_lock, flags);
  1174. }
  1175. static struct qeth_cmd_buffer *
  1176. qeth_get_buffer(struct qeth_channel *channel)
  1177. {
  1178. struct qeth_cmd_buffer *buffer = NULL;
  1179. unsigned long flags;
  1180. spin_lock_irqsave(&channel->iob_lock, flags);
  1181. buffer = __qeth_get_buffer(channel);
  1182. spin_unlock_irqrestore(&channel->iob_lock, flags);
  1183. return buffer;
  1184. }
  1185. static struct qeth_cmd_buffer *
  1186. qeth_wait_for_buffer(struct qeth_channel *channel)
  1187. {
  1188. struct qeth_cmd_buffer *buffer;
  1189. wait_event(channel->wait_q,
  1190. ((buffer = qeth_get_buffer(channel)) != NULL));
  1191. return buffer;
  1192. }
  1193. static void
  1194. qeth_clear_cmd_buffers(struct qeth_channel *channel)
  1195. {
  1196. int cnt = 0;
  1197. for (cnt=0; cnt < QETH_CMD_BUFFER_NO; cnt++)
  1198. qeth_release_buffer(channel,&channel->iob[cnt]);
  1199. channel->buf_no = 0;
  1200. channel->io_buf_no = 0;
  1201. }
  1202. /**
  1203. * start IDX for read and write channel
  1204. */
  1205. static int
  1206. qeth_idx_activate_get_answer(struct qeth_channel *channel,
  1207. void (*idx_reply_cb)(struct qeth_channel *,
  1208. struct qeth_cmd_buffer *))
  1209. {
  1210. struct qeth_cmd_buffer *iob;
  1211. unsigned long flags;
  1212. int rc;
  1213. struct qeth_card *card;
  1214. QETH_DBF_TEXT(setup, 2, "idxanswr");
  1215. card = CARD_FROM_CDEV(channel->ccwdev);
  1216. iob = qeth_get_buffer(channel);
  1217. iob->callback = idx_reply_cb;
  1218. memcpy(&channel->ccw, READ_CCW, sizeof(struct ccw1));
  1219. channel->ccw.count = QETH_BUFSIZE;
  1220. channel->ccw.cda = (__u32) __pa(iob->data);
  1221. wait_event(card->wait_q,
  1222. atomic_compare_and_swap(0,1,&channel->irq_pending) == 0);
  1223. QETH_DBF_TEXT(setup, 6, "noirqpnd");
  1224. spin_lock_irqsave(get_ccwdev_lock(channel->ccwdev), flags);
  1225. rc = ccw_device_start(channel->ccwdev,
  1226. &channel->ccw,(addr_t) iob, 0, 0);
  1227. spin_unlock_irqrestore(get_ccwdev_lock(channel->ccwdev), flags);
  1228. if (rc) {
  1229. PRINT_ERR("qeth: Error2 in activating channel rc=%d\n",rc);
  1230. QETH_DBF_TEXT_(setup, 2, "2err%d", rc);
  1231. atomic_set(&channel->irq_pending, 0);
  1232. wake_up(&card->wait_q);
  1233. return rc;
  1234. }
  1235. rc = wait_event_interruptible_timeout(card->wait_q,
  1236. channel->state == CH_STATE_UP, QETH_TIMEOUT);
  1237. if (rc == -ERESTARTSYS)
  1238. return rc;
  1239. if (channel->state != CH_STATE_UP){
  1240. rc = -ETIME;
  1241. QETH_DBF_TEXT_(setup, 2, "3err%d", rc);
  1242. qeth_clear_cmd_buffers(channel);
  1243. } else
  1244. rc = 0;
  1245. return rc;
  1246. }
  1247. static int
  1248. qeth_idx_activate_channel(struct qeth_channel *channel,
  1249. void (*idx_reply_cb)(struct qeth_channel *,
  1250. struct qeth_cmd_buffer *))
  1251. {
  1252. struct qeth_card *card;
  1253. struct qeth_cmd_buffer *iob;
  1254. unsigned long flags;
  1255. __u16 temp;
  1256. int rc;
  1257. card = CARD_FROM_CDEV(channel->ccwdev);
  1258. QETH_DBF_TEXT(setup, 2, "idxactch");
  1259. iob = qeth_get_buffer(channel);
  1260. iob->callback = idx_reply_cb;
  1261. memcpy(&channel->ccw, WRITE_CCW, sizeof(struct ccw1));
  1262. channel->ccw.count = IDX_ACTIVATE_SIZE;
  1263. channel->ccw.cda = (__u32) __pa(iob->data);
  1264. if (channel == &card->write) {
  1265. memcpy(iob->data, IDX_ACTIVATE_WRITE, IDX_ACTIVATE_SIZE);
  1266. memcpy(QETH_TRANSPORT_HEADER_SEQ_NO(iob->data),
  1267. &card->seqno.trans_hdr, QETH_SEQ_NO_LENGTH);
  1268. card->seqno.trans_hdr++;
  1269. } else {
  1270. memcpy(iob->data, IDX_ACTIVATE_READ, IDX_ACTIVATE_SIZE);
  1271. memcpy(QETH_TRANSPORT_HEADER_SEQ_NO(iob->data),
  1272. &card->seqno.trans_hdr, QETH_SEQ_NO_LENGTH);
  1273. }
  1274. memcpy(QETH_IDX_ACT_ISSUER_RM_TOKEN(iob->data),
  1275. &card->token.issuer_rm_w,QETH_MPC_TOKEN_LENGTH);
  1276. memcpy(QETH_IDX_ACT_FUNC_LEVEL(iob->data),
  1277. &card->info.func_level,sizeof(__u16));
  1278. temp = raw_devno_from_bus_id(CARD_DDEV_ID(card));
  1279. memcpy(QETH_IDX_ACT_QDIO_DEV_CUA(iob->data), &temp, 2);
  1280. temp = (card->info.cula << 8) + card->info.unit_addr2;
  1281. memcpy(QETH_IDX_ACT_QDIO_DEV_REALADDR(iob->data), &temp, 2);
  1282. wait_event(card->wait_q,
  1283. atomic_compare_and_swap(0,1,&channel->irq_pending) == 0);
  1284. QETH_DBF_TEXT(setup, 6, "noirqpnd");
  1285. spin_lock_irqsave(get_ccwdev_lock(channel->ccwdev), flags);
  1286. rc = ccw_device_start(channel->ccwdev,
  1287. &channel->ccw,(addr_t) iob, 0, 0);
  1288. spin_unlock_irqrestore(get_ccwdev_lock(channel->ccwdev), flags);
  1289. if (rc) {
  1290. PRINT_ERR("qeth: Error1 in activating channel. rc=%d\n",rc);
  1291. QETH_DBF_TEXT_(setup, 2, "1err%d", rc);
  1292. atomic_set(&channel->irq_pending, 0);
  1293. wake_up(&card->wait_q);
  1294. return rc;
  1295. }
  1296. rc = wait_event_interruptible_timeout(card->wait_q,
  1297. channel->state == CH_STATE_ACTIVATING, QETH_TIMEOUT);
  1298. if (rc == -ERESTARTSYS)
  1299. return rc;
  1300. if (channel->state != CH_STATE_ACTIVATING) {
  1301. PRINT_WARN("qeth: IDX activate timed out!\n");
  1302. QETH_DBF_TEXT_(setup, 2, "2err%d", -ETIME);
  1303. qeth_clear_cmd_buffers(channel);
  1304. return -ETIME;
  1305. }
  1306. return qeth_idx_activate_get_answer(channel,idx_reply_cb);
  1307. }
  1308. static int
  1309. qeth_peer_func_level(int level)
  1310. {
  1311. if ((level & 0xff) == 8)
  1312. return (level & 0xff) + 0x400;
  1313. if (((level >> 8) & 3) == 1)
  1314. return (level & 0xff) + 0x200;
  1315. return level;
  1316. }
  1317. static void
  1318. qeth_idx_write_cb(struct qeth_channel *channel, struct qeth_cmd_buffer *iob)
  1319. {
  1320. struct qeth_card *card;
  1321. __u16 temp;
  1322. QETH_DBF_TEXT(setup ,2, "idxwrcb");
  1323. if (channel->state == CH_STATE_DOWN) {
  1324. channel->state = CH_STATE_ACTIVATING;
  1325. goto out;
  1326. }
  1327. card = CARD_FROM_CDEV(channel->ccwdev);
  1328. if (!(QETH_IS_IDX_ACT_POS_REPLY(iob->data))) {
  1329. PRINT_ERR("IDX_ACTIVATE on write channel device %s: negative "
  1330. "reply\n", CARD_WDEV_ID(card));
  1331. goto out;
  1332. }
  1333. memcpy(&temp, QETH_IDX_ACT_FUNC_LEVEL(iob->data), 2);
  1334. if ((temp & ~0x0100) != qeth_peer_func_level(card->info.func_level)) {
  1335. PRINT_WARN("IDX_ACTIVATE on write channel device %s: "
  1336. "function level mismatch "
  1337. "(sent: 0x%x, received: 0x%x)\n",
  1338. CARD_WDEV_ID(card), card->info.func_level, temp);
  1339. goto out;
  1340. }
  1341. channel->state = CH_STATE_UP;
  1342. out:
  1343. qeth_release_buffer(channel, iob);
  1344. }
  1345. static int
  1346. qeth_check_idx_response(unsigned char *buffer)
  1347. {
  1348. if (!buffer)
  1349. return 0;
  1350. QETH_DBF_HEX(control, 2, buffer, QETH_DBF_CONTROL_LEN);
  1351. if ((buffer[2] & 0xc0) == 0xc0) {
  1352. PRINT_WARN("received an IDX TERMINATE "
  1353. "with cause code 0x%02x%s\n",
  1354. buffer[4],
  1355. ((buffer[4] == 0x22) ?
  1356. " -- try another portname" : ""));
  1357. QETH_DBF_TEXT(trace, 2, "ckidxres");
  1358. QETH_DBF_TEXT(trace, 2, " idxterm");
  1359. QETH_DBF_TEXT_(trace, 2, " rc%d", -EIO);
  1360. return -EIO;
  1361. }
  1362. return 0;
  1363. }
  1364. static void
  1365. qeth_idx_read_cb(struct qeth_channel *channel, struct qeth_cmd_buffer *iob)
  1366. {
  1367. struct qeth_card *card;
  1368. __u16 temp;
  1369. QETH_DBF_TEXT(setup , 2, "idxrdcb");
  1370. if (channel->state == CH_STATE_DOWN) {
  1371. channel->state = CH_STATE_ACTIVATING;
  1372. goto out;
  1373. }
  1374. card = CARD_FROM_CDEV(channel->ccwdev);
  1375. if (qeth_check_idx_response(iob->data)) {
  1376. goto out;
  1377. }
  1378. if (!(QETH_IS_IDX_ACT_POS_REPLY(iob->data))) {
  1379. PRINT_ERR("IDX_ACTIVATE on read channel device %s: negative "
  1380. "reply\n", CARD_RDEV_ID(card));
  1381. goto out;
  1382. }
  1383. /**
  1384. * temporary fix for microcode bug
  1385. * to revert it,replace OR by AND
  1386. */
  1387. if ( (!QETH_IDX_NO_PORTNAME_REQUIRED(iob->data)) ||
  1388. (card->info.type == QETH_CARD_TYPE_OSAE) )
  1389. card->info.portname_required = 1;
  1390. memcpy(&temp, QETH_IDX_ACT_FUNC_LEVEL(iob->data), 2);
  1391. if (temp != qeth_peer_func_level(card->info.func_level)) {
  1392. PRINT_WARN("IDX_ACTIVATE on read channel device %s: function "
  1393. "level mismatch (sent: 0x%x, received: 0x%x)\n",
  1394. CARD_RDEV_ID(card), card->info.func_level, temp);
  1395. goto out;
  1396. }
  1397. memcpy(&card->token.issuer_rm_r,
  1398. QETH_IDX_ACT_ISSUER_RM_TOKEN(iob->data),
  1399. QETH_MPC_TOKEN_LENGTH);
  1400. memcpy(&card->info.mcl_level[0],
  1401. QETH_IDX_REPLY_LEVEL(iob->data), QETH_MCL_LENGTH);
  1402. channel->state = CH_STATE_UP;
  1403. out:
  1404. qeth_release_buffer(channel,iob);
  1405. }
  1406. static int
  1407. qeth_issue_next_read(struct qeth_card *card)
  1408. {
  1409. int rc;
  1410. struct qeth_cmd_buffer *iob;
  1411. QETH_DBF_TEXT(trace,5,"issnxrd");
  1412. if (card->read.state != CH_STATE_UP)
  1413. return -EIO;
  1414. iob = qeth_get_buffer(&card->read);
  1415. if (!iob) {
  1416. PRINT_WARN("issue_next_read failed: no iob available!\n");
  1417. return -ENOMEM;
  1418. }
  1419. qeth_setup_ccw(&card->read, iob->data, QETH_BUFSIZE);
  1420. wait_event(card->wait_q,
  1421. atomic_compare_and_swap(0,1,&card->read.irq_pending) == 0);
  1422. QETH_DBF_TEXT(trace, 6, "noirqpnd");
  1423. rc = ccw_device_start(card->read.ccwdev, &card->read.ccw,
  1424. (addr_t) iob, 0, 0);
  1425. if (rc) {
  1426. PRINT_ERR("Error in starting next read ccw! rc=%i\n", rc);
  1427. atomic_set(&card->read.irq_pending, 0);
  1428. qeth_schedule_recovery(card);
  1429. wake_up(&card->wait_q);
  1430. }
  1431. return rc;
  1432. }
  1433. static struct qeth_reply *
  1434. qeth_alloc_reply(struct qeth_card *card)
  1435. {
  1436. struct qeth_reply *reply;
  1437. reply = kmalloc(sizeof(struct qeth_reply), GFP_ATOMIC);
  1438. if (reply){
  1439. memset(reply, 0, sizeof(struct qeth_reply));
  1440. atomic_set(&reply->refcnt, 1);
  1441. reply->card = card;
  1442. };
  1443. return reply;
  1444. }
  1445. static void
  1446. qeth_get_reply(struct qeth_reply *reply)
  1447. {
  1448. WARN_ON(atomic_read(&reply->refcnt) <= 0);
  1449. atomic_inc(&reply->refcnt);
  1450. }
  1451. static void
  1452. qeth_put_reply(struct qeth_reply *reply)
  1453. {
  1454. WARN_ON(atomic_read(&reply->refcnt) <= 0);
  1455. if (atomic_dec_and_test(&reply->refcnt))
  1456. kfree(reply);
  1457. }
  1458. static void
  1459. qeth_cmd_timeout(unsigned long data)
  1460. {
  1461. struct qeth_reply *reply, *list_reply, *r;
  1462. unsigned long flags;
  1463. reply = (struct qeth_reply *) data;
  1464. spin_lock_irqsave(&reply->card->lock, flags);
  1465. list_for_each_entry_safe(list_reply, r,
  1466. &reply->card->cmd_waiter_list, list) {
  1467. if (reply == list_reply){
  1468. qeth_get_reply(reply);
  1469. list_del_init(&reply->list);
  1470. spin_unlock_irqrestore(&reply->card->lock, flags);
  1471. reply->rc = -ETIME;
  1472. reply->received = 1;
  1473. wake_up(&reply->wait_q);
  1474. qeth_put_reply(reply);
  1475. return;
  1476. }
  1477. }
  1478. spin_unlock_irqrestore(&reply->card->lock, flags);
  1479. }
  1480. static struct qeth_ipa_cmd *
  1481. qeth_check_ipa_data(struct qeth_card *card, struct qeth_cmd_buffer *iob)
  1482. {
  1483. struct qeth_ipa_cmd *cmd = NULL;
  1484. QETH_DBF_TEXT(trace,5,"chkipad");
  1485. if (IS_IPA(iob->data)){
  1486. cmd = (struct qeth_ipa_cmd *) PDU_ENCAPSULATION(iob->data);
  1487. if (IS_IPA_REPLY(cmd))
  1488. return cmd;
  1489. else {
  1490. switch (cmd->hdr.command) {
  1491. case IPA_CMD_STOPLAN:
  1492. PRINT_WARN("Link failure on %s (CHPID 0x%X) - "
  1493. "there is a network problem or "
  1494. "someone pulled the cable or "
  1495. "disabled the port.\n",
  1496. QETH_CARD_IFNAME(card),
  1497. card->info.chpid);
  1498. card->lan_online = 0;
  1499. netif_carrier_off(card->dev);
  1500. return NULL;
  1501. case IPA_CMD_STARTLAN:
  1502. PRINT_INFO("Link reestablished on %s "
  1503. "(CHPID 0x%X). Scheduling "
  1504. "IP address reset.\n",
  1505. QETH_CARD_IFNAME(card),
  1506. card->info.chpid);
  1507. netif_carrier_on(card->dev);
  1508. qeth_schedule_recovery(card);
  1509. return NULL;
  1510. case IPA_CMD_MODCCID:
  1511. return cmd;
  1512. case IPA_CMD_REGISTER_LOCAL_ADDR:
  1513. QETH_DBF_TEXT(trace,3, "irla");
  1514. break;
  1515. case IPA_CMD_UNREGISTER_LOCAL_ADDR:
  1516. QETH_DBF_TEXT(trace,3, "urla");
  1517. break;
  1518. default:
  1519. PRINT_WARN("Received data is IPA "
  1520. "but not a reply!\n");
  1521. break;
  1522. }
  1523. }
  1524. }
  1525. return cmd;
  1526. }
  1527. /**
  1528. * wake all waiting ipa commands
  1529. */
  1530. static void
  1531. qeth_clear_ipacmd_list(struct qeth_card *card)
  1532. {
  1533. struct qeth_reply *reply, *r;
  1534. unsigned long flags;
  1535. QETH_DBF_TEXT(trace, 4, "clipalst");
  1536. spin_lock_irqsave(&card->lock, flags);
  1537. list_for_each_entry_safe(reply, r, &card->cmd_waiter_list, list) {
  1538. qeth_get_reply(reply);
  1539. reply->rc = -EIO;
  1540. reply->received = 1;
  1541. list_del_init(&reply->list);
  1542. wake_up(&reply->wait_q);
  1543. qeth_put_reply(reply);
  1544. }
  1545. spin_unlock_irqrestore(&card->lock, flags);
  1546. }
  1547. static void
  1548. qeth_send_control_data_cb(struct qeth_channel *channel,
  1549. struct qeth_cmd_buffer *iob)
  1550. {
  1551. struct qeth_card *card;
  1552. struct qeth_reply *reply, *r;
  1553. struct qeth_ipa_cmd *cmd;
  1554. unsigned long flags;
  1555. int keep_reply;
  1556. QETH_DBF_TEXT(trace,4,"sndctlcb");
  1557. card = CARD_FROM_CDEV(channel->ccwdev);
  1558. if (qeth_check_idx_response(iob->data)) {
  1559. qeth_clear_ipacmd_list(card);
  1560. qeth_schedule_recovery(card);
  1561. goto out;
  1562. }
  1563. cmd = qeth_check_ipa_data(card, iob);
  1564. if ((cmd == NULL) && (card->state != CARD_STATE_DOWN))
  1565. goto out;
  1566. /*in case of OSN : check if cmd is set */
  1567. if (card->info.type == QETH_CARD_TYPE_OSN &&
  1568. cmd &&
  1569. cmd->hdr.command != IPA_CMD_STARTLAN &&
  1570. card->osn_info.assist_cb != NULL) {
  1571. card->osn_info.assist_cb(card->dev, cmd);
  1572. goto out;
  1573. }
  1574. spin_lock_irqsave(&card->lock, flags);
  1575. list_for_each_entry_safe(reply, r, &card->cmd_waiter_list, list) {
  1576. if ((reply->seqno == QETH_IDX_COMMAND_SEQNO) ||
  1577. ((cmd) && (reply->seqno == cmd->hdr.seqno))) {
  1578. qeth_get_reply(reply);
  1579. list_del_init(&reply->list);
  1580. spin_unlock_irqrestore(&card->lock, flags);
  1581. keep_reply = 0;
  1582. if (reply->callback != NULL) {
  1583. if (cmd) {
  1584. reply->offset = (__u16)((char*)cmd -
  1585. (char *)iob->data);
  1586. keep_reply = reply->callback(card,
  1587. reply,
  1588. (unsigned long)cmd);
  1589. } else
  1590. keep_reply = reply->callback(card,
  1591. reply,
  1592. (unsigned long)iob);
  1593. }
  1594. if (cmd)
  1595. reply->rc = (u16) cmd->hdr.return_code;
  1596. else if (iob->rc)
  1597. reply->rc = iob->rc;
  1598. if (keep_reply) {
  1599. spin_lock_irqsave(&card->lock, flags);
  1600. list_add_tail(&reply->list,
  1601. &card->cmd_waiter_list);
  1602. spin_unlock_irqrestore(&card->lock, flags);
  1603. } else {
  1604. reply->received = 1;
  1605. wake_up(&reply->wait_q);
  1606. }
  1607. qeth_put_reply(reply);
  1608. goto out;
  1609. }
  1610. }
  1611. spin_unlock_irqrestore(&card->lock, flags);
  1612. out:
  1613. memcpy(&card->seqno.pdu_hdr_ack,
  1614. QETH_PDU_HEADER_SEQ_NO(iob->data),
  1615. QETH_SEQ_NO_LENGTH);
  1616. qeth_release_buffer(channel,iob);
  1617. }
  1618. static inline void
  1619. qeth_prepare_control_data(struct qeth_card *card, int len,
  1620. struct qeth_cmd_buffer *iob)
  1621. {
  1622. qeth_setup_ccw(&card->write,iob->data,len);
  1623. iob->callback = qeth_release_buffer;
  1624. memcpy(QETH_TRANSPORT_HEADER_SEQ_NO(iob->data),
  1625. &card->seqno.trans_hdr, QETH_SEQ_NO_LENGTH);
  1626. card->seqno.trans_hdr++;
  1627. memcpy(QETH_PDU_HEADER_SEQ_NO(iob->data),
  1628. &card->seqno.pdu_hdr, QETH_SEQ_NO_LENGTH);
  1629. card->seqno.pdu_hdr++;
  1630. memcpy(QETH_PDU_HEADER_ACK_SEQ_NO(iob->data),
  1631. &card->seqno.pdu_hdr_ack, QETH_SEQ_NO_LENGTH);
  1632. QETH_DBF_HEX(control, 2, iob->data, QETH_DBF_CONTROL_LEN);
  1633. }
  1634. static int
  1635. qeth_send_control_data(struct qeth_card *card, int len,
  1636. struct qeth_cmd_buffer *iob,
  1637. int (*reply_cb)
  1638. (struct qeth_card *, struct qeth_reply*, unsigned long),
  1639. void *reply_param)
  1640. {
  1641. int rc;
  1642. unsigned long flags;
  1643. struct qeth_reply *reply = NULL;
  1644. struct timer_list timer;
  1645. QETH_DBF_TEXT(trace, 2, "sendctl");
  1646. reply = qeth_alloc_reply(card);
  1647. if (!reply) {
  1648. PRINT_WARN("Could no alloc qeth_reply!\n");
  1649. return -ENOMEM;
  1650. }
  1651. reply->callback = reply_cb;
  1652. reply->param = reply_param;
  1653. if (card->state == CARD_STATE_DOWN)
  1654. reply->seqno = QETH_IDX_COMMAND_SEQNO;
  1655. else
  1656. reply->seqno = card->seqno.ipa++;
  1657. init_timer(&timer);
  1658. timer.function = qeth_cmd_timeout;
  1659. timer.data = (unsigned long) reply;
  1660. init_waitqueue_head(&reply->wait_q);
  1661. spin_lock_irqsave(&card->lock, flags);
  1662. list_add_tail(&reply->list, &card->cmd_waiter_list);
  1663. spin_unlock_irqrestore(&card->lock, flags);
  1664. QETH_DBF_HEX(control, 2, iob->data, QETH_DBF_CONTROL_LEN);
  1665. wait_event(card->wait_q,
  1666. atomic_compare_and_swap(0,1,&card->write.irq_pending) == 0);
  1667. qeth_prepare_control_data(card, len, iob);
  1668. if (IS_IPA(iob->data))
  1669. timer.expires = jiffies + QETH_IPA_TIMEOUT;
  1670. else
  1671. timer.expires = jiffies + QETH_TIMEOUT;
  1672. QETH_DBF_TEXT(trace, 6, "noirqpnd");
  1673. spin_lock_irqsave(get_ccwdev_lock(card->write.ccwdev), flags);
  1674. rc = ccw_device_start(card->write.ccwdev, &card->write.ccw,
  1675. (addr_t) iob, 0, 0);
  1676. spin_unlock_irqrestore(get_ccwdev_lock(card->write.ccwdev), flags);
  1677. if (rc){
  1678. PRINT_WARN("qeth_send_control_data: "
  1679. "ccw_device_start rc = %i\n", rc);
  1680. QETH_DBF_TEXT_(trace, 2, " err%d", rc);
  1681. spin_lock_irqsave(&card->lock, flags);
  1682. list_del_init(&reply->list);
  1683. qeth_put_reply(reply);
  1684. spin_unlock_irqrestore(&card->lock, flags);
  1685. qeth_release_buffer(iob->channel, iob);
  1686. atomic_set(&card->write.irq_pending, 0);
  1687. wake_up(&card->wait_q);
  1688. return rc;
  1689. }
  1690. add_timer(&timer);
  1691. wait_event(reply->wait_q, reply->received);
  1692. del_timer_sync(&timer);
  1693. rc = reply->rc;
  1694. qeth_put_reply(reply);
  1695. return rc;
  1696. }
  1697. static int
  1698. qeth_osn_send_control_data(struct qeth_card *card, int len,
  1699. struct qeth_cmd_buffer *iob)
  1700. {
  1701. unsigned long flags;
  1702. int rc = 0;
  1703. QETH_DBF_TEXT(trace, 5, "osndctrd");
  1704. wait_event(card->wait_q,
  1705. atomic_compare_and_swap(0,1,&card->write.irq_pending) == 0);
  1706. qeth_prepare_control_data(card, len, iob);
  1707. QETH_DBF_TEXT(trace, 6, "osnoirqp");
  1708. spin_lock_irqsave(get_ccwdev_lock(card->write.ccwdev), flags);
  1709. rc = ccw_device_start(card->write.ccwdev, &card->write.ccw,
  1710. (addr_t) iob, 0, 0);
  1711. spin_unlock_irqrestore(get_ccwdev_lock(card->write.ccwdev), flags);
  1712. if (rc){
  1713. PRINT_WARN("qeth_osn_send_control_data: "
  1714. "ccw_device_start rc = %i\n", rc);
  1715. QETH_DBF_TEXT_(trace, 2, " err%d", rc);
  1716. qeth_release_buffer(iob->channel, iob);
  1717. atomic_set(&card->write.irq_pending, 0);
  1718. wake_up(&card->wait_q);
  1719. }
  1720. return rc;
  1721. }
  1722. static inline void
  1723. qeth_prepare_ipa_cmd(struct qeth_card *card, struct qeth_cmd_buffer *iob,
  1724. char prot_type)
  1725. {
  1726. memcpy(iob->data, IPA_PDU_HEADER, IPA_PDU_HEADER_SIZE);
  1727. memcpy(QETH_IPA_CMD_PROT_TYPE(iob->data),&prot_type,1);
  1728. memcpy(QETH_IPA_CMD_DEST_ADDR(iob->data),
  1729. &card->token.ulp_connection_r, QETH_MPC_TOKEN_LENGTH);
  1730. }
  1731. static int
  1732. qeth_osn_send_ipa_cmd(struct qeth_card *card, struct qeth_cmd_buffer *iob,
  1733. int data_len)
  1734. {
  1735. u16 s1, s2;
  1736. QETH_DBF_TEXT(trace,4,"osndipa");
  1737. qeth_prepare_ipa_cmd(card, iob, QETH_PROT_OSN2);
  1738. s1 = (u16)(IPA_PDU_HEADER_SIZE + data_len);
  1739. s2 = (u16)data_len;
  1740. memcpy(QETH_IPA_PDU_LEN_TOTAL(iob->data), &s1, 2);
  1741. memcpy(QETH_IPA_PDU_LEN_PDU1(iob->data), &s2, 2);
  1742. memcpy(QETH_IPA_PDU_LEN_PDU2(iob->data), &s2, 2);
  1743. memcpy(QETH_IPA_PDU_LEN_PDU3(iob->data), &s2, 2);
  1744. return qeth_osn_send_control_data(card, s1, iob);
  1745. }
  1746. static int
  1747. qeth_send_ipa_cmd(struct qeth_card *card, struct qeth_cmd_buffer *iob,
  1748. int (*reply_cb)
  1749. (struct qeth_card *,struct qeth_reply*, unsigned long),
  1750. void *reply_param)
  1751. {
  1752. int rc;
  1753. char prot_type;
  1754. QETH_DBF_TEXT(trace,4,"sendipa");
  1755. if (card->options.layer2)
  1756. if (card->info.type == QETH_CARD_TYPE_OSN)
  1757. prot_type = QETH_PROT_OSN2;
  1758. else
  1759. prot_type = QETH_PROT_LAYER2;
  1760. else
  1761. prot_type = QETH_PROT_TCPIP;
  1762. qeth_prepare_ipa_cmd(card,iob,prot_type);
  1763. rc = qeth_send_control_data(card, IPA_CMD_LENGTH, iob,
  1764. reply_cb, reply_param);
  1765. return rc;
  1766. }
  1767. static int
  1768. qeth_cm_enable_cb(struct qeth_card *card, struct qeth_reply *reply,
  1769. unsigned long data)
  1770. {
  1771. struct qeth_cmd_buffer *iob;
  1772. QETH_DBF_TEXT(setup, 2, "cmenblcb");
  1773. iob = (struct qeth_cmd_buffer *) data;
  1774. memcpy(&card->token.cm_filter_r,
  1775. QETH_CM_ENABLE_RESP_FILTER_TOKEN(iob->data),
  1776. QETH_MPC_TOKEN_LENGTH);
  1777. QETH_DBF_TEXT_(setup, 2, " rc%d", iob->rc);
  1778. return 0;
  1779. }
  1780. static int
  1781. qeth_cm_enable(struct qeth_card *card)
  1782. {
  1783. int rc;
  1784. struct qeth_cmd_buffer *iob;
  1785. QETH_DBF_TEXT(setup,2,"cmenable");
  1786. iob = qeth_wait_for_buffer(&card->write);
  1787. memcpy(iob->data, CM_ENABLE, CM_ENABLE_SIZE);
  1788. memcpy(QETH_CM_ENABLE_ISSUER_RM_TOKEN(iob->data),
  1789. &card->token.issuer_rm_r, QETH_MPC_TOKEN_LENGTH);
  1790. memcpy(QETH_CM_ENABLE_FILTER_TOKEN(iob->data),
  1791. &card->token.cm_filter_w, QETH_MPC_TOKEN_LENGTH);
  1792. rc = qeth_send_control_data(card, CM_ENABLE_SIZE, iob,
  1793. qeth_cm_enable_cb, NULL);
  1794. return rc;
  1795. }
  1796. static int
  1797. qeth_cm_setup_cb(struct qeth_card *card, struct qeth_reply *reply,
  1798. unsigned long data)
  1799. {
  1800. struct qeth_cmd_buffer *iob;
  1801. QETH_DBF_TEXT(setup, 2, "cmsetpcb");
  1802. iob = (struct qeth_cmd_buffer *) data;
  1803. memcpy(&card->token.cm_connection_r,
  1804. QETH_CM_SETUP_RESP_DEST_ADDR(iob->data),
  1805. QETH_MPC_TOKEN_LENGTH);
  1806. QETH_DBF_TEXT_(setup, 2, " rc%d", iob->rc);
  1807. return 0;
  1808. }
  1809. static int
  1810. qeth_cm_setup(struct qeth_card *card)
  1811. {
  1812. int rc;
  1813. struct qeth_cmd_buffer *iob;
  1814. QETH_DBF_TEXT(setup,2,"cmsetup");
  1815. iob = qeth_wait_for_buffer(&card->write);
  1816. memcpy(iob->data, CM_SETUP, CM_SETUP_SIZE);
  1817. memcpy(QETH_CM_SETUP_DEST_ADDR(iob->data),
  1818. &card->token.issuer_rm_r, QETH_MPC_TOKEN_LENGTH);
  1819. memcpy(QETH_CM_SETUP_CONNECTION_TOKEN(iob->data),
  1820. &card->token.cm_connection_w, QETH_MPC_TOKEN_LENGTH);
  1821. memcpy(QETH_CM_SETUP_FILTER_TOKEN(iob->data),
  1822. &card->token.cm_filter_r, QETH_MPC_TOKEN_LENGTH);
  1823. rc = qeth_send_control_data(card, CM_SETUP_SIZE, iob,
  1824. qeth_cm_setup_cb, NULL);
  1825. return rc;
  1826. }
  1827. static int
  1828. qeth_ulp_enable_cb(struct qeth_card *card, struct qeth_reply *reply,
  1829. unsigned long data)
  1830. {
  1831. __u16 mtu, framesize;
  1832. __u16 len;
  1833. __u8 link_type;
  1834. struct qeth_cmd_buffer *iob;
  1835. QETH_DBF_TEXT(setup, 2, "ulpenacb");
  1836. iob = (struct qeth_cmd_buffer *) data;
  1837. memcpy(&card->token.ulp_filter_r,
  1838. QETH_ULP_ENABLE_RESP_FILTER_TOKEN(iob->data),
  1839. QETH_MPC_TOKEN_LENGTH);
  1840. if (qeth_get_mtu_out_of_mpc(card->info.type)) {
  1841. memcpy(&framesize, QETH_ULP_ENABLE_RESP_MAX_MTU(iob->data), 2);
  1842. mtu = qeth_get_mtu_outof_framesize(framesize);
  1843. if (!mtu) {
  1844. iob->rc = -EINVAL;
  1845. QETH_DBF_TEXT_(setup, 2, " rc%d", iob->rc);
  1846. return 0;
  1847. }
  1848. card->info.max_mtu = mtu;
  1849. card->info.initial_mtu = mtu;
  1850. card->qdio.in_buf_size = mtu + 2 * PAGE_SIZE;
  1851. } else {
  1852. card->info.initial_mtu = qeth_get_initial_mtu_for_card(card);
  1853. card->info.max_mtu = qeth_get_max_mtu_for_card(card->info.type);
  1854. card->qdio.in_buf_size = QETH_IN_BUF_SIZE_DEFAULT;
  1855. }
  1856. memcpy(&len, QETH_ULP_ENABLE_RESP_DIFINFO_LEN(iob->data), 2);
  1857. if (len >= QETH_MPC_DIFINFO_LEN_INDICATES_LINK_TYPE) {
  1858. memcpy(&link_type,
  1859. QETH_ULP_ENABLE_RESP_LINK_TYPE(iob->data), 1);
  1860. card->info.link_type = link_type;
  1861. } else
  1862. card->info.link_type = 0;
  1863. QETH_DBF_TEXT_(setup, 2, " rc%d", iob->rc);
  1864. return 0;
  1865. }
  1866. static int
  1867. qeth_ulp_enable(struct qeth_card *card)
  1868. {
  1869. int rc;
  1870. char prot_type;
  1871. struct qeth_cmd_buffer *iob;
  1872. /*FIXME: trace view callbacks*/
  1873. QETH_DBF_TEXT(setup,2,"ulpenabl");
  1874. iob = qeth_wait_for_buffer(&card->write);
  1875. memcpy(iob->data, ULP_ENABLE, ULP_ENABLE_SIZE);
  1876. *(QETH_ULP_ENABLE_LINKNUM(iob->data)) =
  1877. (__u8) card->info.portno;
  1878. if (card->options.layer2)
  1879. if (card->info.type == QETH_CARD_TYPE_OSN)
  1880. prot_type = QETH_PROT_OSN2;
  1881. else
  1882. prot_type = QETH_PROT_LAYER2;
  1883. else
  1884. prot_type = QETH_PROT_TCPIP;
  1885. memcpy(QETH_ULP_ENABLE_PROT_TYPE(iob->data),&prot_type,1);
  1886. memcpy(QETH_ULP_ENABLE_DEST_ADDR(iob->data),
  1887. &card->token.cm_connection_r, QETH_MPC_TOKEN_LENGTH);
  1888. memcpy(QETH_ULP_ENABLE_FILTER_TOKEN(iob->data),
  1889. &card->token.ulp_filter_w, QETH_MPC_TOKEN_LENGTH);
  1890. memcpy(QETH_ULP_ENABLE_PORTNAME_AND_LL(iob->data),
  1891. card->info.portname, 9);
  1892. rc = qeth_send_control_data(card, ULP_ENABLE_SIZE, iob,
  1893. qeth_ulp_enable_cb, NULL);
  1894. return rc;
  1895. }
  1896. static inline __u16
  1897. __raw_devno_from_bus_id(char *id)
  1898. {
  1899. id += (strlen(id) - 4);
  1900. return (__u16) simple_strtoul(id, &id, 16);
  1901. }
  1902. static int
  1903. qeth_ulp_setup_cb(struct qeth_card *card, struct qeth_reply *reply,
  1904. unsigned long data)
  1905. {
  1906. struct qeth_cmd_buffer *iob;
  1907. QETH_DBF_TEXT(setup, 2, "ulpstpcb");
  1908. iob = (struct qeth_cmd_buffer *) data;
  1909. memcpy(&card->token.ulp_connection_r,
  1910. QETH_ULP_SETUP_RESP_CONNECTION_TOKEN(iob->data),
  1911. QETH_MPC_TOKEN_LENGTH);
  1912. QETH_DBF_TEXT_(setup, 2, " rc%d", iob->rc);
  1913. return 0;
  1914. }
  1915. static int
  1916. qeth_ulp_setup(struct qeth_card *card)
  1917. {
  1918. int rc;
  1919. __u16 temp;
  1920. struct qeth_cmd_buffer *iob;
  1921. QETH_DBF_TEXT(setup,2,"ulpsetup");
  1922. iob = qeth_wait_for_buffer(&card->write);
  1923. memcpy(iob->data, ULP_SETUP, ULP_SETUP_SIZE);
  1924. memcpy(QETH_ULP_SETUP_DEST_ADDR(iob->data),
  1925. &card->token.cm_connection_r, QETH_MPC_TOKEN_LENGTH);
  1926. memcpy(QETH_ULP_SETUP_CONNECTION_TOKEN(iob->data),
  1927. &card->token.ulp_connection_w, QETH_MPC_TOKEN_LENGTH);
  1928. memcpy(QETH_ULP_SETUP_FILTER_TOKEN(iob->data),
  1929. &card->token.ulp_filter_r, QETH_MPC_TOKEN_LENGTH);
  1930. temp = __raw_devno_from_bus_id(CARD_DDEV_ID(card));
  1931. memcpy(QETH_ULP_SETUP_CUA(iob->data), &temp, 2);
  1932. temp = (card->info.cula << 8) + card->info.unit_addr2;
  1933. memcpy(QETH_ULP_SETUP_REAL_DEVADDR(iob->data), &temp, 2);
  1934. rc = qeth_send_control_data(card, ULP_SETUP_SIZE, iob,
  1935. qeth_ulp_setup_cb, NULL);
  1936. return rc;
  1937. }
  1938. static inline int
  1939. qeth_check_for_inbound_error(struct qeth_qdio_buffer *buf,
  1940. unsigned int qdio_error,
  1941. unsigned int siga_error)
  1942. {
  1943. int rc = 0;
  1944. if (qdio_error || siga_error) {
  1945. QETH_DBF_TEXT(trace, 2, "qdinerr");
  1946. QETH_DBF_TEXT(qerr, 2, "qdinerr");
  1947. QETH_DBF_TEXT_(qerr, 2, " F15=%02X",
  1948. buf->buffer->element[15].flags & 0xff);
  1949. QETH_DBF_TEXT_(qerr, 2, " F14=%02X",
  1950. buf->buffer->element[14].flags & 0xff);
  1951. QETH_DBF_TEXT_(qerr, 2, " qerr=%X", qdio_error);
  1952. QETH_DBF_TEXT_(qerr, 2, " serr=%X", siga_error);
  1953. rc = 1;
  1954. }
  1955. return rc;
  1956. }
  1957. static inline struct sk_buff *
  1958. qeth_get_skb(unsigned int length, struct qeth_hdr *hdr)
  1959. {
  1960. struct sk_buff* skb;
  1961. int add_len;
  1962. add_len = 0;
  1963. if (hdr->hdr.osn.id == QETH_HEADER_TYPE_OSN)
  1964. add_len = sizeof(struct qeth_hdr);
  1965. #ifdef CONFIG_QETH_VLAN
  1966. else
  1967. add_len = VLAN_HLEN;
  1968. #endif
  1969. skb = dev_alloc_skb(length + add_len);
  1970. if (skb && add_len)
  1971. skb_reserve(skb, add_len);
  1972. return skb;
  1973. }
  1974. static inline struct sk_buff *
  1975. qeth_get_next_skb(struct qeth_card *card, struct qdio_buffer *buffer,
  1976. struct qdio_buffer_element **__element, int *__offset,
  1977. struct qeth_hdr **hdr)
  1978. {
  1979. struct qdio_buffer_element *element = *__element;
  1980. int offset = *__offset;
  1981. struct sk_buff *skb = NULL;
  1982. int skb_len;
  1983. void *data_ptr;
  1984. int data_len;
  1985. QETH_DBF_TEXT(trace,6,"nextskb");
  1986. /* qeth_hdr must not cross element boundaries */
  1987. if (element->length < offset + sizeof(struct qeth_hdr)){
  1988. if (qeth_is_last_sbale(element))
  1989. return NULL;
  1990. element++;
  1991. offset = 0;
  1992. if (element->length < sizeof(struct qeth_hdr))
  1993. return NULL;
  1994. }
  1995. *hdr = element->addr + offset;
  1996. offset += sizeof(struct qeth_hdr);
  1997. if (card->options.layer2)
  1998. if (card->info.type == QETH_CARD_TYPE_OSN)
  1999. skb_len = (*hdr)->hdr.osn.pdu_length;
  2000. else
  2001. skb_len = (*hdr)->hdr.l2.pkt_length;
  2002. else
  2003. skb_len = (*hdr)->hdr.l3.length;
  2004. if (!skb_len)
  2005. return NULL;
  2006. if (card->options.fake_ll){
  2007. if(card->dev->type == ARPHRD_IEEE802_TR){
  2008. if (!(skb = qeth_get_skb(skb_len+QETH_FAKE_LL_LEN_TR, *hdr)))
  2009. goto no_mem;
  2010. skb_reserve(skb,QETH_FAKE_LL_LEN_TR);
  2011. } else {
  2012. if (!(skb = qeth_get_skb(skb_len+QETH_FAKE_LL_LEN_ETH, *hdr)))
  2013. goto no_mem;
  2014. skb_reserve(skb,QETH_FAKE_LL_LEN_ETH);
  2015. }
  2016. } else if (!(skb = qeth_get_skb(skb_len, *hdr)))
  2017. goto no_mem;
  2018. data_ptr = element->addr + offset;
  2019. while (skb_len) {
  2020. data_len = min(skb_len, (int)(element->length - offset));
  2021. if (data_len)
  2022. memcpy(skb_put(skb, data_len), data_ptr, data_len);
  2023. skb_len -= data_len;
  2024. if (skb_len){
  2025. if (qeth_is_last_sbale(element)){
  2026. QETH_DBF_TEXT(trace,4,"unexeob");
  2027. QETH_DBF_TEXT_(trace,4,"%s",CARD_BUS_ID(card));
  2028. QETH_DBF_TEXT(qerr,2,"unexeob");
  2029. QETH_DBF_TEXT_(qerr,2,"%s",CARD_BUS_ID(card));
  2030. QETH_DBF_HEX(misc,4,buffer,sizeof(*buffer));
  2031. dev_kfree_skb_any(skb);
  2032. card->stats.rx_errors++;
  2033. return NULL;
  2034. }
  2035. element++;
  2036. offset = 0;
  2037. data_ptr = element->addr;
  2038. } else {
  2039. offset += data_len;
  2040. }
  2041. }
  2042. *__element = element;
  2043. *__offset = offset;
  2044. return skb;
  2045. no_mem:
  2046. if (net_ratelimit()){
  2047. PRINT_WARN("No memory for packet received on %s.\n",
  2048. QETH_CARD_IFNAME(card));
  2049. QETH_DBF_TEXT(trace,2,"noskbmem");
  2050. QETH_DBF_TEXT_(trace,2,"%s",CARD_BUS_ID(card));
  2051. }
  2052. card->stats.rx_dropped++;
  2053. return NULL;
  2054. }
  2055. static inline __be16
  2056. qeth_type_trans(struct sk_buff *skb, struct net_device *dev)
  2057. {
  2058. struct qeth_card *card;
  2059. struct ethhdr *eth;
  2060. QETH_DBF_TEXT(trace,6,"typtrans");
  2061. card = (struct qeth_card *)dev->priv;
  2062. #ifdef CONFIG_TR
  2063. if ((card->info.link_type == QETH_LINK_TYPE_HSTR) ||
  2064. (card->info.link_type == QETH_LINK_TYPE_LANE_TR))
  2065. return tr_type_trans(skb,dev);
  2066. #endif /* CONFIG_TR */
  2067. skb->mac.raw = skb->data;
  2068. skb_pull(skb, ETH_HLEN );
  2069. eth = eth_hdr(skb);
  2070. if (*eth->h_dest & 1) {
  2071. if (memcmp(eth->h_dest, dev->broadcast, ETH_ALEN) == 0)
  2072. skb->pkt_type = PACKET_BROADCAST;
  2073. else
  2074. skb->pkt_type = PACKET_MULTICAST;
  2075. } else if (memcmp(eth->h_dest, dev->dev_addr, ETH_ALEN))
  2076. skb->pkt_type = PACKET_OTHERHOST;
  2077. if (ntohs(eth->h_proto) >= 1536)
  2078. return eth->h_proto;
  2079. if (*(unsigned short *) (skb->data) == 0xFFFF)
  2080. return htons(ETH_P_802_3);
  2081. return htons(ETH_P_802_2);
  2082. }
  2083. static inline void
  2084. qeth_rebuild_skb_fake_ll_tr(struct qeth_card *card, struct sk_buff *skb,
  2085. struct qeth_hdr *hdr)
  2086. {
  2087. struct trh_hdr *fake_hdr;
  2088. struct trllc *fake_llc;
  2089. struct iphdr *ip_hdr;
  2090. QETH_DBF_TEXT(trace,5,"skbfktr");
  2091. skb->mac.raw = skb->data - QETH_FAKE_LL_LEN_TR;
  2092. /* this is a fake ethernet header */
  2093. fake_hdr = (struct trh_hdr *) skb->mac.raw;
  2094. /* the destination MAC address */
  2095. switch (skb->pkt_type){
  2096. case PACKET_MULTICAST:
  2097. switch (skb->protocol){
  2098. #ifdef CONFIG_QETH_IPV6
  2099. case __constant_htons(ETH_P_IPV6):
  2100. ndisc_mc_map((struct in6_addr *)
  2101. skb->data + QETH_FAKE_LL_V6_ADDR_POS,
  2102. fake_hdr->daddr, card->dev, 0);
  2103. break;
  2104. #endif /* CONFIG_QETH_IPV6 */
  2105. case __constant_htons(ETH_P_IP):
  2106. ip_hdr = (struct iphdr *)skb->data;
  2107. ip_tr_mc_map(ip_hdr->daddr, fake_hdr->daddr);
  2108. break;
  2109. default:
  2110. memcpy(fake_hdr->daddr, card->dev->dev_addr, TR_ALEN);
  2111. }
  2112. break;
  2113. case PACKET_BROADCAST:
  2114. memset(fake_hdr->daddr, 0xff, TR_ALEN);
  2115. break;
  2116. default:
  2117. memcpy(fake_hdr->daddr, card->dev->dev_addr, TR_ALEN);
  2118. }
  2119. /* the source MAC address */
  2120. if (hdr->hdr.l3.ext_flags & QETH_HDR_EXT_SRC_MAC_ADDR)
  2121. memcpy(fake_hdr->saddr, &hdr->hdr.l3.dest_addr[2], TR_ALEN);
  2122. else
  2123. memset(fake_hdr->saddr, 0, TR_ALEN);
  2124. fake_hdr->rcf=0;
  2125. fake_llc = (struct trllc*)&(fake_hdr->rcf);
  2126. fake_llc->dsap = EXTENDED_SAP;
  2127. fake_llc->ssap = EXTENDED_SAP;
  2128. fake_llc->llc = UI_CMD;
  2129. fake_llc->protid[0] = 0;
  2130. fake_llc->protid[1] = 0;
  2131. fake_llc->protid[2] = 0;
  2132. fake_llc->ethertype = ETH_P_IP;
  2133. }
  2134. static inline void
  2135. qeth_rebuild_skb_fake_ll_eth(struct qeth_card *card, struct sk_buff *skb,
  2136. struct qeth_hdr *hdr)
  2137. {
  2138. struct ethhdr *fake_hdr;
  2139. struct iphdr *ip_hdr;
  2140. QETH_DBF_TEXT(trace,5,"skbfketh");
  2141. skb->mac.raw = skb->data - QETH_FAKE_LL_LEN_ETH;
  2142. /* this is a fake ethernet header */
  2143. fake_hdr = (struct ethhdr *) skb->mac.raw;
  2144. /* the destination MAC address */
  2145. switch (skb->pkt_type){
  2146. case PACKET_MULTICAST:
  2147. switch (skb->protocol){
  2148. #ifdef CONFIG_QETH_IPV6
  2149. case __constant_htons(ETH_P_IPV6):
  2150. ndisc_mc_map((struct in6_addr *)
  2151. skb->data + QETH_FAKE_LL_V6_ADDR_POS,
  2152. fake_hdr->h_dest, card->dev, 0);
  2153. break;
  2154. #endif /* CONFIG_QETH_IPV6 */
  2155. case __constant_htons(ETH_P_IP):
  2156. ip_hdr = (struct iphdr *)skb->data;
  2157. ip_eth_mc_map(ip_hdr->daddr, fake_hdr->h_dest);
  2158. break;
  2159. default:
  2160. memcpy(fake_hdr->h_dest, card->dev->dev_addr, ETH_ALEN);
  2161. }
  2162. break;
  2163. case PACKET_BROADCAST:
  2164. memset(fake_hdr->h_dest, 0xff, ETH_ALEN);
  2165. break;
  2166. default:
  2167. memcpy(fake_hdr->h_dest, card->dev->dev_addr, ETH_ALEN);
  2168. }
  2169. /* the source MAC address */
  2170. if (hdr->hdr.l3.ext_flags & QETH_HDR_EXT_SRC_MAC_ADDR)
  2171. memcpy(fake_hdr->h_source, &hdr->hdr.l3.dest_addr[2], ETH_ALEN);
  2172. else
  2173. memset(fake_hdr->h_source, 0, ETH_ALEN);
  2174. /* the protocol */
  2175. fake_hdr->h_proto = skb->protocol;
  2176. }
  2177. static inline void
  2178. qeth_rebuild_skb_fake_ll(struct qeth_card *card, struct sk_buff *skb,
  2179. struct qeth_hdr *hdr)
  2180. {
  2181. if (card->dev->type == ARPHRD_IEEE802_TR)
  2182. qeth_rebuild_skb_fake_ll_tr(card, skb, hdr);
  2183. else
  2184. qeth_rebuild_skb_fake_ll_eth(card, skb, hdr);
  2185. }
  2186. static inline void
  2187. qeth_rebuild_skb_vlan(struct qeth_card *card, struct sk_buff *skb,
  2188. struct qeth_hdr *hdr)
  2189. {
  2190. #ifdef CONFIG_QETH_VLAN
  2191. u16 *vlan_tag;
  2192. if (hdr->hdr.l3.ext_flags &
  2193. (QETH_HDR_EXT_VLAN_FRAME | QETH_HDR_EXT_INCLUDE_VLAN_TAG)) {
  2194. vlan_tag = (u16 *) skb_push(skb, VLAN_HLEN);
  2195. *vlan_tag = (hdr->hdr.l3.ext_flags & QETH_HDR_EXT_VLAN_FRAME)?
  2196. hdr->hdr.l3.vlan_id : *((u16 *)&hdr->hdr.l3.dest_addr[12]);
  2197. *(vlan_tag + 1) = skb->protocol;
  2198. skb->protocol = __constant_htons(ETH_P_8021Q);
  2199. }
  2200. #endif /* CONFIG_QETH_VLAN */
  2201. }
  2202. static inline __u16
  2203. qeth_layer2_rebuild_skb(struct qeth_card *card, struct sk_buff *skb,
  2204. struct qeth_hdr *hdr)
  2205. {
  2206. unsigned short vlan_id = 0;
  2207. #ifdef CONFIG_QETH_VLAN
  2208. struct vlan_hdr *vhdr;
  2209. #endif
  2210. skb->pkt_type = PACKET_HOST;
  2211. skb->protocol = qeth_type_trans(skb, skb->dev);
  2212. if (card->options.checksum_type == NO_CHECKSUMMING)
  2213. skb->ip_summed = CHECKSUM_UNNECESSARY;
  2214. else
  2215. skb->ip_summed = CHECKSUM_NONE;
  2216. #ifdef CONFIG_QETH_VLAN
  2217. if (hdr->hdr.l2.flags[2] & (QETH_LAYER2_FLAG_VLAN)) {
  2218. vhdr = (struct vlan_hdr *) skb->data;
  2219. skb->protocol =
  2220. __constant_htons(vhdr->h_vlan_encapsulated_proto);
  2221. vlan_id = hdr->hdr.l2.vlan_id;
  2222. skb_pull(skb, VLAN_HLEN);
  2223. }
  2224. #endif
  2225. *((__u32 *)skb->cb) = ++card->seqno.pkt_seqno;
  2226. return vlan_id;
  2227. }
  2228. static inline void
  2229. qeth_rebuild_skb(struct qeth_card *card, struct sk_buff *skb,
  2230. struct qeth_hdr *hdr)
  2231. {
  2232. #ifdef CONFIG_QETH_IPV6
  2233. if (hdr->hdr.l3.flags & QETH_HDR_PASSTHRU) {
  2234. skb->pkt_type = PACKET_HOST;
  2235. skb->protocol = qeth_type_trans(skb, card->dev);
  2236. return;
  2237. }
  2238. #endif /* CONFIG_QETH_IPV6 */
  2239. skb->protocol = htons((hdr->hdr.l3.flags & QETH_HDR_IPV6)? ETH_P_IPV6 :
  2240. ETH_P_IP);
  2241. switch (hdr->hdr.l3.flags & QETH_HDR_CAST_MASK){
  2242. case QETH_CAST_UNICAST:
  2243. skb->pkt_type = PACKET_HOST;
  2244. break;
  2245. case QETH_CAST_MULTICAST:
  2246. skb->pkt_type = PACKET_MULTICAST;
  2247. card->stats.multicast++;
  2248. break;
  2249. case QETH_CAST_BROADCAST:
  2250. skb->pkt_type = PACKET_BROADCAST;
  2251. card->stats.multicast++;
  2252. break;
  2253. case QETH_CAST_ANYCAST:
  2254. case QETH_CAST_NOCAST:
  2255. default:
  2256. skb->pkt_type = PACKET_HOST;
  2257. }
  2258. qeth_rebuild_skb_vlan(card, skb, hdr);
  2259. if (card->options.fake_ll)
  2260. qeth_rebuild_skb_fake_ll(card, skb, hdr);
  2261. else
  2262. skb->mac.raw = skb->data;
  2263. skb->ip_summed = card->options.checksum_type;
  2264. if (card->options.checksum_type == HW_CHECKSUMMING){
  2265. if ( (hdr->hdr.l3.ext_flags &
  2266. (QETH_HDR_EXT_CSUM_HDR_REQ |
  2267. QETH_HDR_EXT_CSUM_TRANSP_REQ)) ==
  2268. (QETH_HDR_EXT_CSUM_HDR_REQ |
  2269. QETH_HDR_EXT_CSUM_TRANSP_REQ) )
  2270. skb->ip_summed = CHECKSUM_UNNECESSARY;
  2271. else
  2272. skb->ip_summed = SW_CHECKSUMMING;
  2273. }
  2274. }
  2275. static inline void
  2276. qeth_process_inbound_buffer(struct qeth_card *card,
  2277. struct qeth_qdio_buffer *buf, int index)
  2278. {
  2279. struct qdio_buffer_element *element;
  2280. struct sk_buff *skb;
  2281. struct qeth_hdr *hdr;
  2282. int offset;
  2283. int rxrc;
  2284. __u16 vlan_tag = 0;
  2285. /* get first element of current buffer */
  2286. element = (struct qdio_buffer_element *)&buf->buffer->element[0];
  2287. offset = 0;
  2288. #ifdef CONFIG_QETH_PERF_STATS
  2289. card->perf_stats.bufs_rec++;
  2290. #endif
  2291. while((skb = qeth_get_next_skb(card, buf->buffer, &element,
  2292. &offset, &hdr))) {
  2293. skb->dev = card->dev;
  2294. if (hdr->hdr.l2.id == QETH_HEADER_TYPE_LAYER2)
  2295. vlan_tag = qeth_layer2_rebuild_skb(card, skb, hdr);
  2296. else if (hdr->hdr.l3.id == QETH_HEADER_TYPE_LAYER3)
  2297. qeth_rebuild_skb(card, skb, hdr);
  2298. else { /*in case of OSN*/
  2299. skb_push(skb, sizeof(struct qeth_hdr));
  2300. memcpy(skb->data, hdr, sizeof(struct qeth_hdr));
  2301. }
  2302. /* is device UP ? */
  2303. if (!(card->dev->flags & IFF_UP)){
  2304. dev_kfree_skb_any(skb);
  2305. continue;
  2306. }
  2307. #ifdef CONFIG_QETH_VLAN
  2308. if (vlan_tag)
  2309. vlan_hwaccel_rx(skb, card->vlangrp, vlan_tag);
  2310. else
  2311. #endif
  2312. if (card->info.type == QETH_CARD_TYPE_OSN)
  2313. rxrc = card->osn_info.data_cb(skb);
  2314. else
  2315. rxrc = netif_rx(skb);
  2316. card->dev->last_rx = jiffies;
  2317. card->stats.rx_packets++;
  2318. card->stats.rx_bytes += skb->len;
  2319. }
  2320. }
  2321. static inline struct qeth_buffer_pool_entry *
  2322. qeth_get_buffer_pool_entry(struct qeth_card *card)
  2323. {
  2324. struct qeth_buffer_pool_entry *entry;
  2325. QETH_DBF_TEXT(trace, 6, "gtbfplen");
  2326. if (!list_empty(&card->qdio.in_buf_pool.entry_list)) {
  2327. entry = list_entry(card->qdio.in_buf_pool.entry_list.next,
  2328. struct qeth_buffer_pool_entry, list);
  2329. list_del_init(&entry->list);
  2330. return entry;
  2331. }
  2332. return NULL;
  2333. }
  2334. static inline void
  2335. qeth_init_input_buffer(struct qeth_card *card, struct qeth_qdio_buffer *buf)
  2336. {
  2337. struct qeth_buffer_pool_entry *pool_entry;
  2338. int i;
  2339. pool_entry = qeth_get_buffer_pool_entry(card);
  2340. /*
  2341. * since the buffer is accessed only from the input_tasklet
  2342. * there shouldn't be a need to synchronize; also, since we use
  2343. * the QETH_IN_BUF_REQUEUE_THRESHOLD we should never run out off
  2344. * buffers
  2345. */
  2346. BUG_ON(!pool_entry);
  2347. buf->pool_entry = pool_entry;
  2348. for(i = 0; i < QETH_MAX_BUFFER_ELEMENTS(card); ++i){
  2349. buf->buffer->element[i].length = PAGE_SIZE;
  2350. buf->buffer->element[i].addr = pool_entry->elements[i];
  2351. if (i == QETH_MAX_BUFFER_ELEMENTS(card) - 1)
  2352. buf->buffer->element[i].flags = SBAL_FLAGS_LAST_ENTRY;
  2353. else
  2354. buf->buffer->element[i].flags = 0;
  2355. }
  2356. buf->state = QETH_QDIO_BUF_EMPTY;
  2357. }
  2358. static inline void
  2359. qeth_clear_output_buffer(struct qeth_qdio_out_q *queue,
  2360. struct qeth_qdio_out_buffer *buf)
  2361. {
  2362. int i;
  2363. struct sk_buff *skb;
  2364. /* is PCI flag set on buffer? */
  2365. if (buf->buffer->element[0].flags & 0x40)
  2366. atomic_dec(&queue->set_pci_flags_count);
  2367. while ((skb = skb_dequeue(&buf->skb_list))){
  2368. atomic_dec(&skb->users);
  2369. dev_kfree_skb_any(skb);
  2370. }
  2371. qeth_eddp_buf_release_contexts(buf);
  2372. for(i = 0; i < QETH_MAX_BUFFER_ELEMENTS(queue->card); ++i){
  2373. buf->buffer->element[i].length = 0;
  2374. buf->buffer->element[i].addr = NULL;
  2375. buf->buffer->element[i].flags = 0;
  2376. }
  2377. buf->next_element_to_fill = 0;
  2378. atomic_set(&buf->state, QETH_QDIO_BUF_EMPTY);
  2379. }
  2380. static inline void
  2381. qeth_queue_input_buffer(struct qeth_card *card, int index)
  2382. {
  2383. struct qeth_qdio_q *queue = card->qdio.in_q;
  2384. int count;
  2385. int i;
  2386. int rc;
  2387. QETH_DBF_TEXT(trace,6,"queinbuf");
  2388. count = (index < queue->next_buf_to_init)?
  2389. card->qdio.in_buf_pool.buf_count -
  2390. (queue->next_buf_to_init - index) :
  2391. card->qdio.in_buf_pool.buf_count -
  2392. (queue->next_buf_to_init + QDIO_MAX_BUFFERS_PER_Q - index);
  2393. /* only requeue at a certain threshold to avoid SIGAs */
  2394. if (count >= QETH_IN_BUF_REQUEUE_THRESHOLD(card)){
  2395. for (i = queue->next_buf_to_init;
  2396. i < queue->next_buf_to_init + count; ++i)
  2397. qeth_init_input_buffer(card,
  2398. &queue->bufs[i % QDIO_MAX_BUFFERS_PER_Q]);
  2399. /*
  2400. * according to old code it should be avoided to requeue all
  2401. * 128 buffers in order to benefit from PCI avoidance.
  2402. * this function keeps at least one buffer (the buffer at
  2403. * 'index') un-requeued -> this buffer is the first buffer that
  2404. * will be requeued the next time
  2405. */
  2406. #ifdef CONFIG_QETH_PERF_STATS
  2407. card->perf_stats.inbound_do_qdio_cnt++;
  2408. card->perf_stats.inbound_do_qdio_start_time = qeth_get_micros();
  2409. #endif
  2410. rc = do_QDIO(CARD_DDEV(card),
  2411. QDIO_FLAG_SYNC_INPUT | QDIO_FLAG_UNDER_INTERRUPT,
  2412. 0, queue->next_buf_to_init, count, NULL);
  2413. #ifdef CONFIG_QETH_PERF_STATS
  2414. card->perf_stats.inbound_do_qdio_time += qeth_get_micros() -
  2415. card->perf_stats.inbound_do_qdio_start_time;
  2416. #endif
  2417. if (rc){
  2418. PRINT_WARN("qeth_queue_input_buffer's do_QDIO "
  2419. "return %i (device %s).\n",
  2420. rc, CARD_DDEV_ID(card));
  2421. QETH_DBF_TEXT(trace,2,"qinberr");
  2422. QETH_DBF_TEXT_(trace,2,"%s",CARD_BUS_ID(card));
  2423. }
  2424. queue->next_buf_to_init = (queue->next_buf_to_init + count) %
  2425. QDIO_MAX_BUFFERS_PER_Q;
  2426. }
  2427. }
  2428. static inline void
  2429. qeth_put_buffer_pool_entry(struct qeth_card *card,
  2430. struct qeth_buffer_pool_entry *entry)
  2431. {
  2432. QETH_DBF_TEXT(trace, 6, "ptbfplen");
  2433. list_add_tail(&entry->list, &card->qdio.in_buf_pool.entry_list);
  2434. }
  2435. static void
  2436. qeth_qdio_input_handler(struct ccw_device * ccwdev, unsigned int status,
  2437. unsigned int qdio_err, unsigned int siga_err,
  2438. unsigned int queue, int first_element, int count,
  2439. unsigned long card_ptr)
  2440. {
  2441. struct net_device *net_dev;
  2442. struct qeth_card *card;
  2443. struct qeth_qdio_buffer *buffer;
  2444. int index;
  2445. int i;
  2446. QETH_DBF_TEXT(trace, 6, "qdinput");
  2447. card = (struct qeth_card *) card_ptr;
  2448. net_dev = card->dev;
  2449. #ifdef CONFIG_QETH_PERF_STATS
  2450. card->perf_stats.inbound_cnt++;
  2451. card->perf_stats.inbound_start_time = qeth_get_micros();
  2452. #endif
  2453. if (status & QDIO_STATUS_LOOK_FOR_ERROR) {
  2454. if (status & QDIO_STATUS_ACTIVATE_CHECK_CONDITION){
  2455. QETH_DBF_TEXT(trace, 1,"qdinchk");
  2456. QETH_DBF_TEXT_(trace,1,"%s",CARD_BUS_ID(card));
  2457. QETH_DBF_TEXT_(trace,1,"%04X%04X",first_element,count);
  2458. QETH_DBF_TEXT_(trace,1,"%04X%04X", queue, status);
  2459. qeth_schedule_recovery(card);
  2460. return;
  2461. }
  2462. }
  2463. for (i = first_element; i < (first_element + count); ++i) {
  2464. index = i % QDIO_MAX_BUFFERS_PER_Q;
  2465. buffer = &card->qdio.in_q->bufs[index];
  2466. if (!((status == QDIO_STATUS_LOOK_FOR_ERROR) &&
  2467. qeth_check_for_inbound_error(buffer, qdio_err, siga_err)))
  2468. qeth_process_inbound_buffer(card, buffer, index);
  2469. /* clear buffer and give back to hardware */
  2470. qeth_put_buffer_pool_entry(card, buffer->pool_entry);
  2471. qeth_queue_input_buffer(card, index);
  2472. }
  2473. #ifdef CONFIG_QETH_PERF_STATS
  2474. card->perf_stats.inbound_time += qeth_get_micros() -
  2475. card->perf_stats.inbound_start_time;
  2476. #endif
  2477. }
  2478. static inline int
  2479. qeth_handle_send_error(struct qeth_card *card,
  2480. struct qeth_qdio_out_buffer *buffer,
  2481. int qdio_err, int siga_err)
  2482. {
  2483. int sbalf15 = buffer->buffer->element[15].flags & 0xff;
  2484. int cc = siga_err & 3;
  2485. QETH_DBF_TEXT(trace, 6, "hdsnderr");
  2486. switch (cc) {
  2487. case 0:
  2488. if (qdio_err){
  2489. QETH_DBF_TEXT(trace, 1,"lnkfail");
  2490. QETH_DBF_TEXT_(trace,1,"%s",CARD_BUS_ID(card));
  2491. QETH_DBF_TEXT_(trace,1,"%04x %02x",
  2492. (u16)qdio_err, (u8)sbalf15);
  2493. return QETH_SEND_ERROR_LINK_FAILURE;
  2494. }
  2495. return QETH_SEND_ERROR_NONE;
  2496. case 2:
  2497. if (siga_err & QDIO_SIGA_ERROR_B_BIT_SET) {
  2498. QETH_DBF_TEXT(trace, 1, "SIGAcc2B");
  2499. QETH_DBF_TEXT_(trace,1,"%s",CARD_BUS_ID(card));
  2500. return QETH_SEND_ERROR_KICK_IT;
  2501. }
  2502. if ((sbalf15 >= 15) && (sbalf15 <= 31))
  2503. return QETH_SEND_ERROR_RETRY;
  2504. return QETH_SEND_ERROR_LINK_FAILURE;
  2505. /* look at qdio_error and sbalf 15 */
  2506. case 1:
  2507. QETH_DBF_TEXT(trace, 1, "SIGAcc1");
  2508. QETH_DBF_TEXT_(trace,1,"%s",CARD_BUS_ID(card));
  2509. return QETH_SEND_ERROR_LINK_FAILURE;
  2510. case 3:
  2511. QETH_DBF_TEXT(trace, 1, "SIGAcc3");
  2512. QETH_DBF_TEXT_(trace,1,"%s",CARD_BUS_ID(card));
  2513. return QETH_SEND_ERROR_KICK_IT;
  2514. }
  2515. return QETH_SEND_ERROR_LINK_FAILURE;
  2516. }
  2517. void
  2518. qeth_flush_buffers(struct qeth_qdio_out_q *queue, int under_int,
  2519. int index, int count)
  2520. {
  2521. struct qeth_qdio_out_buffer *buf;
  2522. int rc;
  2523. int i;
  2524. QETH_DBF_TEXT(trace, 6, "flushbuf");
  2525. for (i = index; i < index + count; ++i) {
  2526. buf = &queue->bufs[i % QDIO_MAX_BUFFERS_PER_Q];
  2527. buf->buffer->element[buf->next_element_to_fill - 1].flags |=
  2528. SBAL_FLAGS_LAST_ENTRY;
  2529. if (queue->card->info.type == QETH_CARD_TYPE_IQD)
  2530. continue;
  2531. if (!queue->do_pack){
  2532. if ((atomic_read(&queue->used_buffers) >=
  2533. (QETH_HIGH_WATERMARK_PACK -
  2534. QETH_WATERMARK_PACK_FUZZ)) &&
  2535. !atomic_read(&queue->set_pci_flags_count)){
  2536. /* it's likely that we'll go to packing
  2537. * mode soon */
  2538. atomic_inc(&queue->set_pci_flags_count);
  2539. buf->buffer->element[0].flags |= 0x40;
  2540. }
  2541. } else {
  2542. if (!atomic_read(&queue->set_pci_flags_count)){
  2543. /*
  2544. * there's no outstanding PCI any more, so we
  2545. * have to request a PCI to be sure the the PCI
  2546. * will wake at some time in the future then we
  2547. * can flush packed buffers that might still be
  2548. * hanging around, which can happen if no
  2549. * further send was requested by the stack
  2550. */
  2551. atomic_inc(&queue->set_pci_flags_count);
  2552. buf->buffer->element[0].flags |= 0x40;
  2553. }
  2554. }
  2555. }
  2556. queue->card->dev->trans_start = jiffies;
  2557. #ifdef CONFIG_QETH_PERF_STATS
  2558. queue->card->perf_stats.outbound_do_qdio_cnt++;
  2559. queue->card->perf_stats.outbound_do_qdio_start_time = qeth_get_micros();
  2560. #endif
  2561. if (under_int)
  2562. rc = do_QDIO(CARD_DDEV(queue->card),
  2563. QDIO_FLAG_SYNC_OUTPUT | QDIO_FLAG_UNDER_INTERRUPT,
  2564. queue->queue_no, index, count, NULL);
  2565. else
  2566. rc = do_QDIO(CARD_DDEV(queue->card), QDIO_FLAG_SYNC_OUTPUT,
  2567. queue->queue_no, index, count, NULL);
  2568. #ifdef CONFIG_QETH_PERF_STATS
  2569. queue->card->perf_stats.outbound_do_qdio_time += qeth_get_micros() -
  2570. queue->card->perf_stats.outbound_do_qdio_start_time;
  2571. #endif
  2572. if (rc){
  2573. QETH_DBF_TEXT(trace, 2, "flushbuf");
  2574. QETH_DBF_TEXT_(trace, 2, " err%d", rc);
  2575. QETH_DBF_TEXT_(trace, 2, "%s", CARD_DDEV_ID(queue->card));
  2576. queue->card->stats.tx_errors += count;
  2577. /* this must not happen under normal circumstances. if it
  2578. * happens something is really wrong -> recover */
  2579. qeth_schedule_recovery(queue->card);
  2580. return;
  2581. }
  2582. atomic_add(count, &queue->used_buffers);
  2583. #ifdef CONFIG_QETH_PERF_STATS
  2584. queue->card->perf_stats.bufs_sent += count;
  2585. #endif
  2586. }
  2587. /*
  2588. * Switched to packing state if the number of used buffers on a queue
  2589. * reaches a certain limit.
  2590. */
  2591. static inline void
  2592. qeth_switch_to_packing_if_needed(struct qeth_qdio_out_q *queue)
  2593. {
  2594. if (!queue->do_pack) {
  2595. if (atomic_read(&queue->used_buffers)
  2596. >= QETH_HIGH_WATERMARK_PACK){
  2597. /* switch non-PACKING -> PACKING */
  2598. QETH_DBF_TEXT(trace, 6, "np->pack");
  2599. #ifdef CONFIG_QETH_PERF_STATS
  2600. queue->card->perf_stats.sc_dp_p++;
  2601. #endif
  2602. queue->do_pack = 1;
  2603. }
  2604. }
  2605. }
  2606. /*
  2607. * Switches from packing to non-packing mode. If there is a packing
  2608. * buffer on the queue this buffer will be prepared to be flushed.
  2609. * In that case 1 is returned to inform the caller. If no buffer
  2610. * has to be flushed, zero is returned.
  2611. */
  2612. static inline int
  2613. qeth_switch_to_nonpacking_if_needed(struct qeth_qdio_out_q *queue)
  2614. {
  2615. struct qeth_qdio_out_buffer *buffer;
  2616. int flush_count = 0;
  2617. if (queue->do_pack) {
  2618. if (atomic_read(&queue->used_buffers)
  2619. <= QETH_LOW_WATERMARK_PACK) {
  2620. /* switch PACKING -> non-PACKING */
  2621. QETH_DBF_TEXT(trace, 6, "pack->np");
  2622. #ifdef CONFIG_QETH_PERF_STATS
  2623. queue->card->perf_stats.sc_p_dp++;
  2624. #endif
  2625. queue->do_pack = 0;
  2626. /* flush packing buffers */
  2627. buffer = &queue->bufs[queue->next_buf_to_fill];
  2628. if ((atomic_read(&buffer->state) ==
  2629. QETH_QDIO_BUF_EMPTY) &&
  2630. (buffer->next_element_to_fill > 0)) {
  2631. atomic_set(&buffer->state,QETH_QDIO_BUF_PRIMED);
  2632. flush_count++;
  2633. queue->next_buf_to_fill =
  2634. (queue->next_buf_to_fill + 1) %
  2635. QDIO_MAX_BUFFERS_PER_Q;
  2636. }
  2637. }
  2638. }
  2639. return flush_count;
  2640. }
  2641. /*
  2642. * Called to flush a packing buffer if no more pci flags are on the queue.
  2643. * Checks if there is a packing buffer and prepares it to be flushed.
  2644. * In that case returns 1, otherwise zero.
  2645. */
  2646. static inline int
  2647. qeth_flush_buffers_on_no_pci(struct qeth_qdio_out_q *queue)
  2648. {
  2649. struct qeth_qdio_out_buffer *buffer;
  2650. buffer = &queue->bufs[queue->next_buf_to_fill];
  2651. if((atomic_read(&buffer->state) == QETH_QDIO_BUF_EMPTY) &&
  2652. (buffer->next_element_to_fill > 0)){
  2653. /* it's a packing buffer */
  2654. atomic_set(&buffer->state, QETH_QDIO_BUF_PRIMED);
  2655. queue->next_buf_to_fill =
  2656. (queue->next_buf_to_fill + 1) % QDIO_MAX_BUFFERS_PER_Q;
  2657. return 1;
  2658. }
  2659. return 0;
  2660. }
  2661. static inline void
  2662. qeth_check_outbound_queue(struct qeth_qdio_out_q *queue)
  2663. {
  2664. int index;
  2665. int flush_cnt = 0;
  2666. int q_was_packing = 0;
  2667. /*
  2668. * check if weed have to switch to non-packing mode or if
  2669. * we have to get a pci flag out on the queue
  2670. */
  2671. if ((atomic_read(&queue->used_buffers) <= QETH_LOW_WATERMARK_PACK) ||
  2672. !atomic_read(&queue->set_pci_flags_count)){
  2673. if (atomic_swap(&queue->state, QETH_OUT_Q_LOCKED_FLUSH) ==
  2674. QETH_OUT_Q_UNLOCKED) {
  2675. /*
  2676. * If we get in here, there was no action in
  2677. * do_send_packet. So, we check if there is a
  2678. * packing buffer to be flushed here.
  2679. */
  2680. netif_stop_queue(queue->card->dev);
  2681. index = queue->next_buf_to_fill;
  2682. q_was_packing = queue->do_pack;
  2683. flush_cnt += qeth_switch_to_nonpacking_if_needed(queue);
  2684. if (!flush_cnt &&
  2685. !atomic_read(&queue->set_pci_flags_count))
  2686. flush_cnt +=
  2687. qeth_flush_buffers_on_no_pci(queue);
  2688. #ifdef CONFIG_QETH_PERF_STATS
  2689. if (q_was_packing)
  2690. queue->card->perf_stats.bufs_sent_pack +=
  2691. flush_cnt;
  2692. #endif
  2693. if (flush_cnt)
  2694. qeth_flush_buffers(queue, 1, index, flush_cnt);
  2695. atomic_set(&queue->state, QETH_OUT_Q_UNLOCKED);
  2696. }
  2697. }
  2698. }
  2699. static void
  2700. qeth_qdio_output_handler(struct ccw_device * ccwdev, unsigned int status,
  2701. unsigned int qdio_error, unsigned int siga_error,
  2702. unsigned int __queue, int first_element, int count,
  2703. unsigned long card_ptr)
  2704. {
  2705. struct qeth_card *card = (struct qeth_card *) card_ptr;
  2706. struct qeth_qdio_out_q *queue = card->qdio.out_qs[__queue];
  2707. struct qeth_qdio_out_buffer *buffer;
  2708. int i;
  2709. QETH_DBF_TEXT(trace, 6, "qdouhdl");
  2710. if (status & QDIO_STATUS_LOOK_FOR_ERROR) {
  2711. if (status & QDIO_STATUS_ACTIVATE_CHECK_CONDITION){
  2712. QETH_DBF_TEXT(trace, 2, "achkcond");
  2713. QETH_DBF_TEXT_(trace, 2, "%s", CARD_BUS_ID(card));
  2714. QETH_DBF_TEXT_(trace, 2, "%08x", status);
  2715. netif_stop_queue(card->dev);
  2716. qeth_schedule_recovery(card);
  2717. return;
  2718. }
  2719. }
  2720. #ifdef CONFIG_QETH_PERF_STATS
  2721. card->perf_stats.outbound_handler_cnt++;
  2722. card->perf_stats.outbound_handler_start_time = qeth_get_micros();
  2723. #endif
  2724. for(i = first_element; i < (first_element + count); ++i){
  2725. buffer = &queue->bufs[i % QDIO_MAX_BUFFERS_PER_Q];
  2726. /*we only handle the KICK_IT error by doing a recovery */
  2727. if (qeth_handle_send_error(card, buffer, qdio_error, siga_error)
  2728. == QETH_SEND_ERROR_KICK_IT){
  2729. netif_stop_queue(card->dev);
  2730. qeth_schedule_recovery(card);
  2731. return;
  2732. }
  2733. qeth_clear_output_buffer(queue, buffer);
  2734. }
  2735. atomic_sub(count, &queue->used_buffers);
  2736. /* check if we need to do something on this outbound queue */
  2737. if (card->info.type != QETH_CARD_TYPE_IQD)
  2738. qeth_check_outbound_queue(queue);
  2739. netif_wake_queue(queue->card->dev);
  2740. #ifdef CONFIG_QETH_PERF_STATS
  2741. card->perf_stats.outbound_handler_time += qeth_get_micros() -
  2742. card->perf_stats.outbound_handler_start_time;
  2743. #endif
  2744. }
  2745. static void
  2746. qeth_create_qib_param_field(struct qeth_card *card, char *param_field)
  2747. {
  2748. param_field[0] = _ascebc['P'];
  2749. param_field[1] = _ascebc['C'];
  2750. param_field[2] = _ascebc['I'];
  2751. param_field[3] = _ascebc['T'];
  2752. *((unsigned int *) (&param_field[4])) = QETH_PCI_THRESHOLD_A(card);
  2753. *((unsigned int *) (&param_field[8])) = QETH_PCI_THRESHOLD_B(card);
  2754. *((unsigned int *) (&param_field[12])) = QETH_PCI_TIMER_VALUE(card);
  2755. }
  2756. static void
  2757. qeth_create_qib_param_field_blkt(struct qeth_card *card, char *param_field)
  2758. {
  2759. param_field[16] = _ascebc['B'];
  2760. param_field[17] = _ascebc['L'];
  2761. param_field[18] = _ascebc['K'];
  2762. param_field[19] = _ascebc['T'];
  2763. *((unsigned int *) (&param_field[20])) = card->info.blkt.time_total;
  2764. *((unsigned int *) (&param_field[24])) = card->info.blkt.inter_packet;
  2765. *((unsigned int *) (&param_field[28])) = card->info.blkt.inter_packet_jumbo;
  2766. }
  2767. static void
  2768. qeth_initialize_working_pool_list(struct qeth_card *card)
  2769. {
  2770. struct qeth_buffer_pool_entry *entry;
  2771. QETH_DBF_TEXT(trace,5,"inwrklst");
  2772. list_for_each_entry(entry,
  2773. &card->qdio.init_pool.entry_list, init_list) {
  2774. qeth_put_buffer_pool_entry(card,entry);
  2775. }
  2776. }
  2777. static void
  2778. qeth_clear_working_pool_list(struct qeth_card *card)
  2779. {
  2780. struct qeth_buffer_pool_entry *pool_entry, *tmp;
  2781. QETH_DBF_TEXT(trace,5,"clwrklst");
  2782. list_for_each_entry_safe(pool_entry, tmp,
  2783. &card->qdio.in_buf_pool.entry_list, list){
  2784. list_del(&pool_entry->list);
  2785. }
  2786. }
  2787. static void
  2788. qeth_free_buffer_pool(struct qeth_card *card)
  2789. {
  2790. struct qeth_buffer_pool_entry *pool_entry, *tmp;
  2791. int i=0;
  2792. QETH_DBF_TEXT(trace,5,"freepool");
  2793. list_for_each_entry_safe(pool_entry, tmp,
  2794. &card->qdio.init_pool.entry_list, init_list){
  2795. for (i = 0; i < QETH_MAX_BUFFER_ELEMENTS(card); ++i)
  2796. free_page((unsigned long)pool_entry->elements[i]);
  2797. list_del(&pool_entry->init_list);
  2798. kfree(pool_entry);
  2799. }
  2800. }
  2801. static int
  2802. qeth_alloc_buffer_pool(struct qeth_card *card)
  2803. {
  2804. struct qeth_buffer_pool_entry *pool_entry;
  2805. void *ptr;
  2806. int i, j;
  2807. QETH_DBF_TEXT(trace,5,"alocpool");
  2808. for (i = 0; i < card->qdio.init_pool.buf_count; ++i){
  2809. pool_entry = kmalloc(sizeof(*pool_entry), GFP_KERNEL);
  2810. if (!pool_entry){
  2811. qeth_free_buffer_pool(card);
  2812. return -ENOMEM;
  2813. }
  2814. for(j = 0; j < QETH_MAX_BUFFER_ELEMENTS(card); ++j){
  2815. ptr = (void *) __get_free_page(GFP_KERNEL|GFP_DMA);
  2816. if (!ptr) {
  2817. while (j > 0)
  2818. free_page((unsigned long)
  2819. pool_entry->elements[--j]);
  2820. kfree(pool_entry);
  2821. qeth_free_buffer_pool(card);
  2822. return -ENOMEM;
  2823. }
  2824. pool_entry->elements[j] = ptr;
  2825. }
  2826. list_add(&pool_entry->init_list,
  2827. &card->qdio.init_pool.entry_list);
  2828. }
  2829. return 0;
  2830. }
  2831. int
  2832. qeth_realloc_buffer_pool(struct qeth_card *card, int bufcnt)
  2833. {
  2834. QETH_DBF_TEXT(trace, 2, "realcbp");
  2835. if ((card->state != CARD_STATE_DOWN) &&
  2836. (card->state != CARD_STATE_RECOVER))
  2837. return -EPERM;
  2838. /* TODO: steel/add buffers from/to a running card's buffer pool (?) */
  2839. qeth_clear_working_pool_list(card);
  2840. qeth_free_buffer_pool(card);
  2841. card->qdio.in_buf_pool.buf_count = bufcnt;
  2842. card->qdio.init_pool.buf_count = bufcnt;
  2843. return qeth_alloc_buffer_pool(card);
  2844. }
  2845. static int
  2846. qeth_alloc_qdio_buffers(struct qeth_card *card)
  2847. {
  2848. int i, j;
  2849. QETH_DBF_TEXT(setup, 2, "allcqdbf");
  2850. if (card->qdio.state == QETH_QDIO_ALLOCATED)
  2851. return 0;
  2852. card->qdio.in_q = kmalloc(sizeof(struct qeth_qdio_q),
  2853. GFP_KERNEL|GFP_DMA);
  2854. if (!card->qdio.in_q)
  2855. return - ENOMEM;
  2856. QETH_DBF_TEXT(setup, 2, "inq");
  2857. QETH_DBF_HEX(setup, 2, &card->qdio.in_q, sizeof(void *));
  2858. memset(card->qdio.in_q, 0, sizeof(struct qeth_qdio_q));
  2859. /* give inbound qeth_qdio_buffers their qdio_buffers */
  2860. for (i = 0; i < QDIO_MAX_BUFFERS_PER_Q; ++i)
  2861. card->qdio.in_q->bufs[i].buffer =
  2862. &card->qdio.in_q->qdio_bufs[i];
  2863. /* inbound buffer pool */
  2864. if (qeth_alloc_buffer_pool(card)){
  2865. kfree(card->qdio.in_q);
  2866. return -ENOMEM;
  2867. }
  2868. /* outbound */
  2869. card->qdio.out_qs =
  2870. kmalloc(card->qdio.no_out_queues *
  2871. sizeof(struct qeth_qdio_out_q *), GFP_KERNEL);
  2872. if (!card->qdio.out_qs){
  2873. qeth_free_buffer_pool(card);
  2874. return -ENOMEM;
  2875. }
  2876. for (i = 0; i < card->qdio.no_out_queues; ++i){
  2877. card->qdio.out_qs[i] = kmalloc(sizeof(struct qeth_qdio_out_q),
  2878. GFP_KERNEL|GFP_DMA);
  2879. if (!card->qdio.out_qs[i]){
  2880. while (i > 0)
  2881. kfree(card->qdio.out_qs[--i]);
  2882. kfree(card->qdio.out_qs);
  2883. return -ENOMEM;
  2884. }
  2885. QETH_DBF_TEXT_(setup, 2, "outq %i", i);
  2886. QETH_DBF_HEX(setup, 2, &card->qdio.out_qs[i], sizeof(void *));
  2887. memset(card->qdio.out_qs[i], 0, sizeof(struct qeth_qdio_out_q));
  2888. card->qdio.out_qs[i]->queue_no = i;
  2889. /* give outbound qeth_qdio_buffers their qdio_buffers */
  2890. for (j = 0; j < QDIO_MAX_BUFFERS_PER_Q; ++j){
  2891. card->qdio.out_qs[i]->bufs[j].buffer =
  2892. &card->qdio.out_qs[i]->qdio_bufs[j];
  2893. skb_queue_head_init(&card->qdio.out_qs[i]->bufs[j].
  2894. skb_list);
  2895. INIT_LIST_HEAD(&card->qdio.out_qs[i]->bufs[j].ctx_list);
  2896. }
  2897. }
  2898. card->qdio.state = QETH_QDIO_ALLOCATED;
  2899. return 0;
  2900. }
  2901. static void
  2902. qeth_free_qdio_buffers(struct qeth_card *card)
  2903. {
  2904. int i, j;
  2905. QETH_DBF_TEXT(trace, 2, "freeqdbf");
  2906. if (card->qdio.state == QETH_QDIO_UNINITIALIZED)
  2907. return;
  2908. kfree(card->qdio.in_q);
  2909. /* inbound buffer pool */
  2910. qeth_free_buffer_pool(card);
  2911. /* free outbound qdio_qs */
  2912. for (i = 0; i < card->qdio.no_out_queues; ++i){
  2913. for (j = 0; j < QDIO_MAX_BUFFERS_PER_Q; ++j)
  2914. qeth_clear_output_buffer(card->qdio.out_qs[i],
  2915. &card->qdio.out_qs[i]->bufs[j]);
  2916. kfree(card->qdio.out_qs[i]);
  2917. }
  2918. kfree(card->qdio.out_qs);
  2919. card->qdio.state = QETH_QDIO_UNINITIALIZED;
  2920. }
  2921. static void
  2922. qeth_clear_qdio_buffers(struct qeth_card *card)
  2923. {
  2924. int i, j;
  2925. QETH_DBF_TEXT(trace, 2, "clearqdbf");
  2926. /* clear outbound buffers to free skbs */
  2927. for (i = 0; i < card->qdio.no_out_queues; ++i)
  2928. if (card->qdio.out_qs[i]){
  2929. for (j = 0; j < QDIO_MAX_BUFFERS_PER_Q; ++j)
  2930. qeth_clear_output_buffer(card->qdio.out_qs[i],
  2931. &card->qdio.out_qs[i]->bufs[j]);
  2932. }
  2933. }
  2934. static void
  2935. qeth_init_qdio_info(struct qeth_card *card)
  2936. {
  2937. QETH_DBF_TEXT(setup, 4, "intqdinf");
  2938. card->qdio.state = QETH_QDIO_UNINITIALIZED;
  2939. /* inbound */
  2940. card->qdio.in_buf_size = QETH_IN_BUF_SIZE_DEFAULT;
  2941. card->qdio.init_pool.buf_count = QETH_IN_BUF_COUNT_DEFAULT;
  2942. card->qdio.in_buf_pool.buf_count = card->qdio.init_pool.buf_count;
  2943. INIT_LIST_HEAD(&card->qdio.in_buf_pool.entry_list);
  2944. INIT_LIST_HEAD(&card->qdio.init_pool.entry_list);
  2945. /* outbound */
  2946. }
  2947. static int
  2948. qeth_init_qdio_queues(struct qeth_card *card)
  2949. {
  2950. int i, j;
  2951. int rc;
  2952. QETH_DBF_TEXT(setup, 2, "initqdqs");
  2953. /* inbound queue */
  2954. memset(card->qdio.in_q->qdio_bufs, 0,
  2955. QDIO_MAX_BUFFERS_PER_Q * sizeof(struct qdio_buffer));
  2956. qeth_initialize_working_pool_list(card);
  2957. /*give only as many buffers to hardware as we have buffer pool entries*/
  2958. for (i = 0; i < card->qdio.in_buf_pool.buf_count - 1; ++i)
  2959. qeth_init_input_buffer(card, &card->qdio.in_q->bufs[i]);
  2960. card->qdio.in_q->next_buf_to_init = card->qdio.in_buf_pool.buf_count - 1;
  2961. rc = do_QDIO(CARD_DDEV(card), QDIO_FLAG_SYNC_INPUT, 0, 0,
  2962. card->qdio.in_buf_pool.buf_count - 1, NULL);
  2963. if (rc) {
  2964. QETH_DBF_TEXT_(setup, 2, "1err%d", rc);
  2965. return rc;
  2966. }
  2967. rc = qdio_synchronize(CARD_DDEV(card), QDIO_FLAG_SYNC_INPUT, 0);
  2968. if (rc) {
  2969. QETH_DBF_TEXT_(setup, 2, "2err%d", rc);
  2970. return rc;
  2971. }
  2972. /* outbound queue */
  2973. for (i = 0; i < card->qdio.no_out_queues; ++i){
  2974. memset(card->qdio.out_qs[i]->qdio_bufs, 0,
  2975. QDIO_MAX_BUFFERS_PER_Q * sizeof(struct qdio_buffer));
  2976. for (j = 0; j < QDIO_MAX_BUFFERS_PER_Q; ++j){
  2977. qeth_clear_output_buffer(card->qdio.out_qs[i],
  2978. &card->qdio.out_qs[i]->bufs[j]);
  2979. }
  2980. card->qdio.out_qs[i]->card = card;
  2981. card->qdio.out_qs[i]->next_buf_to_fill = 0;
  2982. card->qdio.out_qs[i]->do_pack = 0;
  2983. atomic_set(&card->qdio.out_qs[i]->used_buffers,0);
  2984. atomic_set(&card->qdio.out_qs[i]->set_pci_flags_count, 0);
  2985. atomic_set(&card->qdio.out_qs[i]->state,
  2986. QETH_OUT_Q_UNLOCKED);
  2987. }
  2988. return 0;
  2989. }
  2990. static int
  2991. qeth_qdio_establish(struct qeth_card *card)
  2992. {
  2993. struct qdio_initialize init_data;
  2994. char *qib_param_field;
  2995. struct qdio_buffer **in_sbal_ptrs;
  2996. struct qdio_buffer **out_sbal_ptrs;
  2997. int i, j, k;
  2998. int rc;
  2999. QETH_DBF_TEXT(setup, 2, "qdioest");
  3000. qib_param_field = kmalloc(QDIO_MAX_BUFFERS_PER_Q * sizeof(char),
  3001. GFP_KERNEL);
  3002. if (!qib_param_field)
  3003. return -ENOMEM;
  3004. memset(qib_param_field, 0, QDIO_MAX_BUFFERS_PER_Q * sizeof(char));
  3005. qeth_create_qib_param_field(card, qib_param_field);
  3006. qeth_create_qib_param_field_blkt(card, qib_param_field);
  3007. in_sbal_ptrs = kmalloc(QDIO_MAX_BUFFERS_PER_Q * sizeof(void *),
  3008. GFP_KERNEL);
  3009. if (!in_sbal_ptrs) {
  3010. kfree(qib_param_field);
  3011. return -ENOMEM;
  3012. }
  3013. for(i = 0; i < QDIO_MAX_BUFFERS_PER_Q; ++i)
  3014. in_sbal_ptrs[i] = (struct qdio_buffer *)
  3015. virt_to_phys(card->qdio.in_q->bufs[i].buffer);
  3016. out_sbal_ptrs =
  3017. kmalloc(card->qdio.no_out_queues * QDIO_MAX_BUFFERS_PER_Q *
  3018. sizeof(void *), GFP_KERNEL);
  3019. if (!out_sbal_ptrs) {
  3020. kfree(in_sbal_ptrs);
  3021. kfree(qib_param_field);
  3022. return -ENOMEM;
  3023. }
  3024. for(i = 0, k = 0; i < card->qdio.no_out_queues; ++i)
  3025. for(j = 0; j < QDIO_MAX_BUFFERS_PER_Q; ++j, ++k){
  3026. out_sbal_ptrs[k] = (struct qdio_buffer *)
  3027. virt_to_phys(card->qdio.out_qs[i]->
  3028. bufs[j].buffer);
  3029. }
  3030. memset(&init_data, 0, sizeof(struct qdio_initialize));
  3031. init_data.cdev = CARD_DDEV(card);
  3032. init_data.q_format = qeth_get_qdio_q_format(card);
  3033. init_data.qib_param_field_format = 0;
  3034. init_data.qib_param_field = qib_param_field;
  3035. init_data.min_input_threshold = QETH_MIN_INPUT_THRESHOLD;
  3036. init_data.max_input_threshold = QETH_MAX_INPUT_THRESHOLD;
  3037. init_data.min_output_threshold = QETH_MIN_OUTPUT_THRESHOLD;
  3038. init_data.max_output_threshold = QETH_MAX_OUTPUT_THRESHOLD;
  3039. init_data.no_input_qs = 1;
  3040. init_data.no_output_qs = card->qdio.no_out_queues;
  3041. init_data.input_handler = (qdio_handler_t *)
  3042. qeth_qdio_input_handler;
  3043. init_data.output_handler = (qdio_handler_t *)
  3044. qeth_qdio_output_handler;
  3045. init_data.int_parm = (unsigned long) card;
  3046. init_data.flags = QDIO_INBOUND_0COPY_SBALS |
  3047. QDIO_OUTBOUND_0COPY_SBALS |
  3048. QDIO_USE_OUTBOUND_PCIS;
  3049. init_data.input_sbal_addr_array = (void **) in_sbal_ptrs;
  3050. init_data.output_sbal_addr_array = (void **) out_sbal_ptrs;
  3051. if (!(rc = qdio_initialize(&init_data)))
  3052. card->qdio.state = QETH_QDIO_ESTABLISHED;
  3053. kfree(out_sbal_ptrs);
  3054. kfree(in_sbal_ptrs);
  3055. kfree(qib_param_field);
  3056. return rc;
  3057. }
  3058. static int
  3059. qeth_qdio_activate(struct qeth_card *card)
  3060. {
  3061. QETH_DBF_TEXT(setup,3,"qdioact");
  3062. return qdio_activate(CARD_DDEV(card), 0);
  3063. }
  3064. static int
  3065. qeth_clear_channel(struct qeth_channel *channel)
  3066. {
  3067. unsigned long flags;
  3068. struct qeth_card *card;
  3069. int rc;
  3070. QETH_DBF_TEXT(trace,3,"clearch");
  3071. card = CARD_FROM_CDEV(channel->ccwdev);
  3072. spin_lock_irqsave(get_ccwdev_lock(channel->ccwdev), flags);
  3073. rc = ccw_device_clear(channel->ccwdev, QETH_CLEAR_CHANNEL_PARM);
  3074. spin_unlock_irqrestore(get_ccwdev_lock(channel->ccwdev), flags);
  3075. if (rc)
  3076. return rc;
  3077. rc = wait_event_interruptible_timeout(card->wait_q,
  3078. channel->state==CH_STATE_STOPPED, QETH_TIMEOUT);
  3079. if (rc == -ERESTARTSYS)
  3080. return rc;
  3081. if (channel->state != CH_STATE_STOPPED)
  3082. return -ETIME;
  3083. channel->state = CH_STATE_DOWN;
  3084. return 0;
  3085. }
  3086. static int
  3087. qeth_halt_channel(struct qeth_channel *channel)
  3088. {
  3089. unsigned long flags;
  3090. struct qeth_card *card;
  3091. int rc;
  3092. QETH_DBF_TEXT(trace,3,"haltch");
  3093. card = CARD_FROM_CDEV(channel->ccwdev);
  3094. spin_lock_irqsave(get_ccwdev_lock(channel->ccwdev), flags);
  3095. rc = ccw_device_halt(channel->ccwdev, QETH_HALT_CHANNEL_PARM);
  3096. spin_unlock_irqrestore(get_ccwdev_lock(channel->ccwdev), flags);
  3097. if (rc)
  3098. return rc;
  3099. rc = wait_event_interruptible_timeout(card->wait_q,
  3100. channel->state==CH_STATE_HALTED, QETH_TIMEOUT);
  3101. if (rc == -ERESTARTSYS)
  3102. return rc;
  3103. if (channel->state != CH_STATE_HALTED)
  3104. return -ETIME;
  3105. return 0;
  3106. }
  3107. static int
  3108. qeth_halt_channels(struct qeth_card *card)
  3109. {
  3110. int rc1 = 0, rc2=0, rc3 = 0;
  3111. QETH_DBF_TEXT(trace,3,"haltchs");
  3112. rc1 = qeth_halt_channel(&card->read);
  3113. rc2 = qeth_halt_channel(&card->write);
  3114. rc3 = qeth_halt_channel(&card->data);
  3115. if (rc1)
  3116. return rc1;
  3117. if (rc2)
  3118. return rc2;
  3119. return rc3;
  3120. }
  3121. static int
  3122. qeth_clear_channels(struct qeth_card *card)
  3123. {
  3124. int rc1 = 0, rc2=0, rc3 = 0;
  3125. QETH_DBF_TEXT(trace,3,"clearchs");
  3126. rc1 = qeth_clear_channel(&card->read);
  3127. rc2 = qeth_clear_channel(&card->write);
  3128. rc3 = qeth_clear_channel(&card->data);
  3129. if (rc1)
  3130. return rc1;
  3131. if (rc2)
  3132. return rc2;
  3133. return rc3;
  3134. }
  3135. static int
  3136. qeth_clear_halt_card(struct qeth_card *card, int halt)
  3137. {
  3138. int rc = 0;
  3139. QETH_DBF_TEXT(trace,3,"clhacrd");
  3140. QETH_DBF_HEX(trace, 3, &card, sizeof(void *));
  3141. if (halt)
  3142. rc = qeth_halt_channels(card);
  3143. if (rc)
  3144. return rc;
  3145. return qeth_clear_channels(card);
  3146. }
  3147. static int
  3148. qeth_qdio_clear_card(struct qeth_card *card, int use_halt)
  3149. {
  3150. int rc = 0;
  3151. QETH_DBF_TEXT(trace,3,"qdioclr");
  3152. if (card->qdio.state == QETH_QDIO_ESTABLISHED){
  3153. if ((rc = qdio_cleanup(CARD_DDEV(card),
  3154. (card->info.type == QETH_CARD_TYPE_IQD) ?
  3155. QDIO_FLAG_CLEANUP_USING_HALT :
  3156. QDIO_FLAG_CLEANUP_USING_CLEAR)))
  3157. QETH_DBF_TEXT_(trace, 3, "1err%d", rc);
  3158. card->qdio.state = QETH_QDIO_ALLOCATED;
  3159. }
  3160. if ((rc = qeth_clear_halt_card(card, use_halt)))
  3161. QETH_DBF_TEXT_(trace, 3, "2err%d", rc);
  3162. card->state = CARD_STATE_DOWN;
  3163. return rc;
  3164. }
  3165. static int
  3166. qeth_dm_act(struct qeth_card *card)
  3167. {
  3168. int rc;
  3169. struct qeth_cmd_buffer *iob;
  3170. QETH_DBF_TEXT(setup,2,"dmact");
  3171. iob = qeth_wait_for_buffer(&card->write);
  3172. memcpy(iob->data, DM_ACT, DM_ACT_SIZE);
  3173. memcpy(QETH_DM_ACT_DEST_ADDR(iob->data),
  3174. &card->token.cm_connection_r, QETH_MPC_TOKEN_LENGTH);
  3175. memcpy(QETH_DM_ACT_CONNECTION_TOKEN(iob->data),
  3176. &card->token.ulp_connection_r, QETH_MPC_TOKEN_LENGTH);
  3177. rc = qeth_send_control_data(card, DM_ACT_SIZE, iob, NULL, NULL);
  3178. return rc;
  3179. }
  3180. static int
  3181. qeth_mpc_initialize(struct qeth_card *card)
  3182. {
  3183. int rc;
  3184. QETH_DBF_TEXT(setup,2,"mpcinit");
  3185. if ((rc = qeth_issue_next_read(card))){
  3186. QETH_DBF_TEXT_(setup, 2, "1err%d", rc);
  3187. return rc;
  3188. }
  3189. if ((rc = qeth_cm_enable(card))){
  3190. QETH_DBF_TEXT_(setup, 2, "2err%d", rc);
  3191. goto out_qdio;
  3192. }
  3193. if ((rc = qeth_cm_setup(card))){
  3194. QETH_DBF_TEXT_(setup, 2, "3err%d", rc);
  3195. goto out_qdio;
  3196. }
  3197. if ((rc = qeth_ulp_enable(card))){
  3198. QETH_DBF_TEXT_(setup, 2, "4err%d", rc);
  3199. goto out_qdio;
  3200. }
  3201. if ((rc = qeth_ulp_setup(card))){
  3202. QETH_DBF_TEXT_(setup, 2, "5err%d", rc);
  3203. goto out_qdio;
  3204. }
  3205. if ((rc = qeth_alloc_qdio_buffers(card))){
  3206. QETH_DBF_TEXT_(setup, 2, "5err%d", rc);
  3207. goto out_qdio;
  3208. }
  3209. if ((rc = qeth_qdio_establish(card))){
  3210. QETH_DBF_TEXT_(setup, 2, "6err%d", rc);
  3211. qeth_free_qdio_buffers(card);
  3212. goto out_qdio;
  3213. }
  3214. if ((rc = qeth_qdio_activate(card))){
  3215. QETH_DBF_TEXT_(setup, 2, "7err%d", rc);
  3216. goto out_qdio;
  3217. }
  3218. if ((rc = qeth_dm_act(card))){
  3219. QETH_DBF_TEXT_(setup, 2, "8err%d", rc);
  3220. goto out_qdio;
  3221. }
  3222. return 0;
  3223. out_qdio:
  3224. qeth_qdio_clear_card(card, card->info.type!=QETH_CARD_TYPE_IQD);
  3225. return rc;
  3226. }
  3227. static struct net_device *
  3228. qeth_get_netdevice(enum qeth_card_types type, enum qeth_link_types linktype)
  3229. {
  3230. struct net_device *dev = NULL;
  3231. switch (type) {
  3232. case QETH_CARD_TYPE_OSAE:
  3233. switch (linktype) {
  3234. case QETH_LINK_TYPE_LANE_TR:
  3235. case QETH_LINK_TYPE_HSTR:
  3236. #ifdef CONFIG_TR
  3237. dev = alloc_trdev(0);
  3238. #endif /* CONFIG_TR */
  3239. break;
  3240. default:
  3241. dev = alloc_etherdev(0);
  3242. }
  3243. break;
  3244. case QETH_CARD_TYPE_IQD:
  3245. dev = alloc_netdev(0, "hsi%d", ether_setup);
  3246. break;
  3247. case QETH_CARD_TYPE_OSN:
  3248. dev = alloc_netdev(0, "osn%d", ether_setup);
  3249. break;
  3250. default:
  3251. dev = alloc_etherdev(0);
  3252. }
  3253. return dev;
  3254. }
  3255. /*hard_header fake function; used in case fake_ll is set */
  3256. static int
  3257. qeth_fake_header(struct sk_buff *skb, struct net_device *dev,
  3258. unsigned short type, void *daddr, void *saddr,
  3259. unsigned len)
  3260. {
  3261. if(dev->type == ARPHRD_IEEE802_TR){
  3262. struct trh_hdr *hdr;
  3263. hdr = (struct trh_hdr *)skb_push(skb, QETH_FAKE_LL_LEN_TR);
  3264. memcpy(hdr->saddr, dev->dev_addr, TR_ALEN);
  3265. memcpy(hdr->daddr, "FAKELL", TR_ALEN);
  3266. return QETH_FAKE_LL_LEN_TR;
  3267. } else {
  3268. struct ethhdr *hdr;
  3269. hdr = (struct ethhdr *)skb_push(skb, QETH_FAKE_LL_LEN_ETH);
  3270. memcpy(hdr->h_source, dev->dev_addr, ETH_ALEN);
  3271. memcpy(hdr->h_dest, "FAKELL", ETH_ALEN);
  3272. if (type != ETH_P_802_3)
  3273. hdr->h_proto = htons(type);
  3274. else
  3275. hdr->h_proto = htons(len);
  3276. return QETH_FAKE_LL_LEN_ETH;
  3277. }
  3278. }
  3279. static inline int
  3280. qeth_send_packet(struct qeth_card *, struct sk_buff *);
  3281. static int
  3282. qeth_hard_start_xmit(struct sk_buff *skb, struct net_device *dev)
  3283. {
  3284. int rc;
  3285. struct qeth_card *card;
  3286. QETH_DBF_TEXT(trace, 6, "hrdstxmi");
  3287. card = (struct qeth_card *)dev->priv;
  3288. if (skb==NULL) {
  3289. card->stats.tx_dropped++;
  3290. card->stats.tx_errors++;
  3291. /* return OK; otherwise ksoftirqd goes to 100% */
  3292. return NETDEV_TX_OK;
  3293. }
  3294. if ((card->state != CARD_STATE_UP) || !card->lan_online) {
  3295. card->stats.tx_dropped++;
  3296. card->stats.tx_errors++;
  3297. card->stats.tx_carrier_errors++;
  3298. dev_kfree_skb_any(skb);
  3299. /* return OK; otherwise ksoftirqd goes to 100% */
  3300. return NETDEV_TX_OK;
  3301. }
  3302. #ifdef CONFIG_QETH_PERF_STATS
  3303. card->perf_stats.outbound_cnt++;
  3304. card->perf_stats.outbound_start_time = qeth_get_micros();
  3305. #endif
  3306. netif_stop_queue(dev);
  3307. if ((rc = qeth_send_packet(card, skb))) {
  3308. if (rc == -EBUSY) {
  3309. return NETDEV_TX_BUSY;
  3310. } else {
  3311. card->stats.tx_errors++;
  3312. card->stats.tx_dropped++;
  3313. dev_kfree_skb_any(skb);
  3314. /*set to OK; otherwise ksoftirqd goes to 100% */
  3315. rc = NETDEV_TX_OK;
  3316. }
  3317. }
  3318. netif_wake_queue(dev);
  3319. #ifdef CONFIG_QETH_PERF_STATS
  3320. card->perf_stats.outbound_time += qeth_get_micros() -
  3321. card->perf_stats.outbound_start_time;
  3322. #endif
  3323. return rc;
  3324. }
  3325. static int
  3326. qeth_verify_vlan_dev(struct net_device *dev, struct qeth_card *card)
  3327. {
  3328. int rc = 0;
  3329. #ifdef CONFIG_QETH_VLAN
  3330. struct vlan_group *vg;
  3331. int i;
  3332. if (!(vg = card->vlangrp))
  3333. return rc;
  3334. for (i = 0; i < VLAN_GROUP_ARRAY_LEN; i++){
  3335. if (vg->vlan_devices[i] == dev){
  3336. rc = QETH_VLAN_CARD;
  3337. break;
  3338. }
  3339. }
  3340. #endif
  3341. return rc;
  3342. }
  3343. static int
  3344. qeth_verify_dev(struct net_device *dev)
  3345. {
  3346. struct qeth_card *card;
  3347. unsigned long flags;
  3348. int rc = 0;
  3349. read_lock_irqsave(&qeth_card_list.rwlock, flags);
  3350. list_for_each_entry(card, &qeth_card_list.list, list){
  3351. if (card->dev == dev){
  3352. rc = QETH_REAL_CARD;
  3353. break;
  3354. }
  3355. rc = qeth_verify_vlan_dev(dev, card);
  3356. if (rc)
  3357. break;
  3358. }
  3359. read_unlock_irqrestore(&qeth_card_list.rwlock, flags);
  3360. return rc;
  3361. }
  3362. static struct qeth_card *
  3363. qeth_get_card_from_dev(struct net_device *dev)
  3364. {
  3365. struct qeth_card *card = NULL;
  3366. int rc;
  3367. rc = qeth_verify_dev(dev);
  3368. if (rc == QETH_REAL_CARD)
  3369. card = (struct qeth_card *)dev->priv;
  3370. else if (rc == QETH_VLAN_CARD)
  3371. card = (struct qeth_card *)
  3372. VLAN_DEV_INFO(dev)->real_dev->priv;
  3373. QETH_DBF_TEXT_(trace, 4, "%d", rc);
  3374. return card ;
  3375. }
  3376. static void
  3377. qeth_tx_timeout(struct net_device *dev)
  3378. {
  3379. struct qeth_card *card;
  3380. card = (struct qeth_card *) dev->priv;
  3381. card->stats.tx_errors++;
  3382. qeth_schedule_recovery(card);
  3383. }
  3384. static int
  3385. qeth_open(struct net_device *dev)
  3386. {
  3387. struct qeth_card *card;
  3388. QETH_DBF_TEXT(trace, 4, "qethopen");
  3389. card = (struct qeth_card *) dev->priv;
  3390. if (card->state != CARD_STATE_SOFTSETUP)
  3391. return -ENODEV;
  3392. if ( (card->info.type != QETH_CARD_TYPE_OSN) &&
  3393. (card->options.layer2) &&
  3394. (!card->info.layer2_mac_registered)) {
  3395. QETH_DBF_TEXT(trace,4,"nomacadr");
  3396. return -EPERM;
  3397. }
  3398. card->dev->flags |= IFF_UP;
  3399. netif_start_queue(dev);
  3400. card->data.state = CH_STATE_UP;
  3401. card->state = CARD_STATE_UP;
  3402. if (!card->lan_online){
  3403. if (netif_carrier_ok(dev))
  3404. netif_carrier_off(dev);
  3405. }
  3406. return 0;
  3407. }
  3408. static int
  3409. qeth_stop(struct net_device *dev)
  3410. {
  3411. struct qeth_card *card;
  3412. QETH_DBF_TEXT(trace, 4, "qethstop");
  3413. card = (struct qeth_card *) dev->priv;
  3414. netif_stop_queue(dev);
  3415. card->dev->flags &= ~IFF_UP;
  3416. if (card->state == CARD_STATE_UP)
  3417. card->state = CARD_STATE_SOFTSETUP;
  3418. return 0;
  3419. }
  3420. static inline int
  3421. qeth_get_cast_type(struct qeth_card *card, struct sk_buff *skb)
  3422. {
  3423. int cast_type = RTN_UNSPEC;
  3424. if (card->info.type == QETH_CARD_TYPE_OSN)
  3425. return cast_type;
  3426. if (skb->dst && skb->dst->neighbour){
  3427. cast_type = skb->dst->neighbour->type;
  3428. if ((cast_type == RTN_BROADCAST) ||
  3429. (cast_type == RTN_MULTICAST) ||
  3430. (cast_type == RTN_ANYCAST))
  3431. return cast_type;
  3432. else
  3433. return RTN_UNSPEC;
  3434. }
  3435. /* try something else */
  3436. if (skb->protocol == ETH_P_IPV6)
  3437. return (skb->nh.raw[24] == 0xff) ? RTN_MULTICAST : 0;
  3438. else if (skb->protocol == ETH_P_IP)
  3439. return ((skb->nh.raw[16] & 0xf0) == 0xe0) ? RTN_MULTICAST : 0;
  3440. /* ... */
  3441. if (!memcmp(skb->data, skb->dev->broadcast, 6))
  3442. return RTN_BROADCAST;
  3443. else {
  3444. u16 hdr_mac;
  3445. hdr_mac = *((u16 *)skb->data);
  3446. /* tr multicast? */
  3447. switch (card->info.link_type) {
  3448. case QETH_LINK_TYPE_HSTR:
  3449. case QETH_LINK_TYPE_LANE_TR:
  3450. if ((hdr_mac == QETH_TR_MAC_NC) ||
  3451. (hdr_mac == QETH_TR_MAC_C))
  3452. return RTN_MULTICAST;
  3453. /* eth or so multicast? */
  3454. default:
  3455. if ((hdr_mac == QETH_ETH_MAC_V4) ||
  3456. (hdr_mac == QETH_ETH_MAC_V6))
  3457. return RTN_MULTICAST;
  3458. }
  3459. }
  3460. return cast_type;
  3461. }
  3462. static inline int
  3463. qeth_get_priority_queue(struct qeth_card *card, struct sk_buff *skb,
  3464. int ipv, int cast_type)
  3465. {
  3466. if (!ipv && (card->info.type == QETH_CARD_TYPE_OSAE))
  3467. return card->qdio.default_out_queue;
  3468. switch (card->qdio.no_out_queues) {
  3469. case 4:
  3470. if (cast_type && card->info.is_multicast_different)
  3471. return card->info.is_multicast_different &
  3472. (card->qdio.no_out_queues - 1);
  3473. if (card->qdio.do_prio_queueing && (ipv == 4)) {
  3474. if (card->qdio.do_prio_queueing==QETH_PRIO_Q_ING_TOS){
  3475. if (skb->nh.iph->tos & IP_TOS_NOTIMPORTANT)
  3476. return 3;
  3477. if (skb->nh.iph->tos & IP_TOS_HIGHRELIABILITY)
  3478. return 2;
  3479. if (skb->nh.iph->tos & IP_TOS_HIGHTHROUGHPUT)
  3480. return 1;
  3481. if (skb->nh.iph->tos & IP_TOS_LOWDELAY)
  3482. return 0;
  3483. }
  3484. if (card->qdio.do_prio_queueing==QETH_PRIO_Q_ING_PREC)
  3485. return 3 - (skb->nh.iph->tos >> 6);
  3486. } else if (card->qdio.do_prio_queueing && (ipv == 6)) {
  3487. /* TODO: IPv6!!! */
  3488. }
  3489. return card->qdio.default_out_queue;
  3490. case 1: /* fallthrough for single-out-queue 1920-device */
  3491. default:
  3492. return card->qdio.default_out_queue;
  3493. }
  3494. }
  3495. static inline int
  3496. qeth_get_ip_version(struct sk_buff *skb)
  3497. {
  3498. switch (skb->protocol) {
  3499. case ETH_P_IPV6:
  3500. return 6;
  3501. case ETH_P_IP:
  3502. return 4;
  3503. default:
  3504. return 0;
  3505. }
  3506. }
  3507. static inline int
  3508. qeth_prepare_skb(struct qeth_card *card, struct sk_buff **skb,
  3509. struct qeth_hdr **hdr, int ipv)
  3510. {
  3511. int rc = 0;
  3512. #ifdef CONFIG_QETH_VLAN
  3513. u16 *tag;
  3514. #endif
  3515. QETH_DBF_TEXT(trace, 6, "prepskb");
  3516. if (card->info.type == QETH_CARD_TYPE_OSN) {
  3517. *hdr = (struct qeth_hdr *)(*skb)->data;
  3518. return rc;
  3519. }
  3520. rc = qeth_realloc_headroom(card, skb, sizeof(struct qeth_hdr));
  3521. if (rc)
  3522. return rc;
  3523. #ifdef CONFIG_QETH_VLAN
  3524. if (card->vlangrp && vlan_tx_tag_present(*skb) &&
  3525. ((ipv == 6) || card->options.layer2) ) {
  3526. /*
  3527. * Move the mac addresses (6 bytes src, 6 bytes dest)
  3528. * to the beginning of the new header. We are using three
  3529. * memcpys instead of one memmove to save cycles.
  3530. */
  3531. skb_push(*skb, VLAN_HLEN);
  3532. memcpy((*skb)->data, (*skb)->data + 4, 4);
  3533. memcpy((*skb)->data + 4, (*skb)->data + 8, 4);
  3534. memcpy((*skb)->data + 8, (*skb)->data + 12, 4);
  3535. tag = (u16 *)((*skb)->data + 12);
  3536. /*
  3537. * first two bytes = ETH_P_8021Q (0x8100)
  3538. * second two bytes = VLANID
  3539. */
  3540. *tag = __constant_htons(ETH_P_8021Q);
  3541. *(tag + 1) = htons(vlan_tx_tag_get(*skb));
  3542. }
  3543. #endif
  3544. *hdr = (struct qeth_hdr *)
  3545. qeth_push_skb(card, skb, sizeof(struct qeth_hdr));
  3546. if (hdr == NULL)
  3547. return -EINVAL;
  3548. return 0;
  3549. }
  3550. static inline u8
  3551. qeth_get_qeth_hdr_flags4(int cast_type)
  3552. {
  3553. if (cast_type == RTN_MULTICAST)
  3554. return QETH_CAST_MULTICAST;
  3555. if (cast_type == RTN_BROADCAST)
  3556. return QETH_CAST_BROADCAST;
  3557. return QETH_CAST_UNICAST;
  3558. }
  3559. static inline u8
  3560. qeth_get_qeth_hdr_flags6(int cast_type)
  3561. {
  3562. u8 ct = QETH_HDR_PASSTHRU | QETH_HDR_IPV6;
  3563. if (cast_type == RTN_MULTICAST)
  3564. return ct | QETH_CAST_MULTICAST;
  3565. if (cast_type == RTN_ANYCAST)
  3566. return ct | QETH_CAST_ANYCAST;
  3567. if (cast_type == RTN_BROADCAST)
  3568. return ct | QETH_CAST_BROADCAST;
  3569. return ct | QETH_CAST_UNICAST;
  3570. }
  3571. static inline void
  3572. qeth_layer2_get_packet_type(struct qeth_card *card, struct qeth_hdr *hdr,
  3573. struct sk_buff *skb)
  3574. {
  3575. __u16 hdr_mac;
  3576. if (!memcmp(skb->data+QETH_HEADER_SIZE,
  3577. skb->dev->broadcast,6)) { /* broadcast? */
  3578. *(__u32 *)hdr->hdr.l2.flags |=
  3579. QETH_LAYER2_FLAG_BROADCAST << 8;
  3580. return;
  3581. }
  3582. hdr_mac=*((__u16*)skb->data);
  3583. /* tr multicast? */
  3584. switch (card->info.link_type) {
  3585. case QETH_LINK_TYPE_HSTR:
  3586. case QETH_LINK_TYPE_LANE_TR:
  3587. if ((hdr_mac == QETH_TR_MAC_NC) ||
  3588. (hdr_mac == QETH_TR_MAC_C) )
  3589. *(__u32 *)hdr->hdr.l2.flags |=
  3590. QETH_LAYER2_FLAG_MULTICAST << 8;
  3591. else
  3592. *(__u32 *)hdr->hdr.l2.flags |=
  3593. QETH_LAYER2_FLAG_UNICAST << 8;
  3594. break;
  3595. /* eth or so multicast? */
  3596. default:
  3597. if ( (hdr_mac==QETH_ETH_MAC_V4) ||
  3598. (hdr_mac==QETH_ETH_MAC_V6) )
  3599. *(__u32 *)hdr->hdr.l2.flags |=
  3600. QETH_LAYER2_FLAG_MULTICAST << 8;
  3601. else
  3602. *(__u32 *)hdr->hdr.l2.flags |=
  3603. QETH_LAYER2_FLAG_UNICAST << 8;
  3604. }
  3605. }
  3606. static inline void
  3607. qeth_layer2_fill_header(struct qeth_card *card, struct qeth_hdr *hdr,
  3608. struct sk_buff *skb, int cast_type)
  3609. {
  3610. memset(hdr, 0, sizeof(struct qeth_hdr));
  3611. hdr->hdr.l2.id = QETH_HEADER_TYPE_LAYER2;
  3612. /* set byte 0 to "0x02" and byte 3 to casting flags */
  3613. if (cast_type==RTN_MULTICAST)
  3614. *(__u32 *)hdr->hdr.l2.flags |= QETH_LAYER2_FLAG_MULTICAST << 8;
  3615. else if (cast_type==RTN_BROADCAST)
  3616. *(__u32 *)hdr->hdr.l2.flags |= QETH_LAYER2_FLAG_BROADCAST << 8;
  3617. else
  3618. qeth_layer2_get_packet_type(card, hdr, skb);
  3619. hdr->hdr.l2.pkt_length = skb->len-QETH_HEADER_SIZE;
  3620. #ifdef CONFIG_QETH_VLAN
  3621. /* VSWITCH relies on the VLAN
  3622. * information to be present in
  3623. * the QDIO header */
  3624. if ((card->vlangrp != NULL) &&
  3625. vlan_tx_tag_present(skb)) {
  3626. *(__u32 *)hdr->hdr.l2.flags |= QETH_LAYER2_FLAG_VLAN << 8;
  3627. hdr->hdr.l2.vlan_id = vlan_tx_tag_get(skb);
  3628. }
  3629. #endif
  3630. }
  3631. void
  3632. qeth_fill_header(struct qeth_card *card, struct qeth_hdr *hdr,
  3633. struct sk_buff *skb, int ipv, int cast_type)
  3634. {
  3635. QETH_DBF_TEXT(trace, 6, "fillhdr");
  3636. memset(hdr, 0, sizeof(struct qeth_hdr));
  3637. if (card->options.layer2) {
  3638. qeth_layer2_fill_header(card, hdr, skb, cast_type);
  3639. return;
  3640. }
  3641. hdr->hdr.l3.id = QETH_HEADER_TYPE_LAYER3;
  3642. hdr->hdr.l3.ext_flags = 0;
  3643. #ifdef CONFIG_QETH_VLAN
  3644. /*
  3645. * before we're going to overwrite this location with next hop ip.
  3646. * v6 uses passthrough, v4 sets the tag in the QDIO header.
  3647. */
  3648. if (card->vlangrp && vlan_tx_tag_present(skb)) {
  3649. hdr->hdr.l3.ext_flags = (ipv == 4) ?
  3650. QETH_HDR_EXT_VLAN_FRAME :
  3651. QETH_HDR_EXT_INCLUDE_VLAN_TAG;
  3652. hdr->hdr.l3.vlan_id = vlan_tx_tag_get(skb);
  3653. }
  3654. #endif /* CONFIG_QETH_VLAN */
  3655. hdr->hdr.l3.length = skb->len - sizeof(struct qeth_hdr);
  3656. if (ipv == 4) { /* IPv4 */
  3657. hdr->hdr.l3.flags = qeth_get_qeth_hdr_flags4(cast_type);
  3658. memset(hdr->hdr.l3.dest_addr, 0, 12);
  3659. if ((skb->dst) && (skb->dst->neighbour)) {
  3660. *((u32 *) (&hdr->hdr.l3.dest_addr[12])) =
  3661. *((u32 *) skb->dst->neighbour->primary_key);
  3662. } else {
  3663. /* fill in destination address used in ip header */
  3664. *((u32 *) (&hdr->hdr.l3.dest_addr[12])) = skb->nh.iph->daddr;
  3665. }
  3666. } else if (ipv == 6) { /* IPv6 or passthru */
  3667. hdr->hdr.l3.flags = qeth_get_qeth_hdr_flags6(cast_type);
  3668. if ((skb->dst) && (skb->dst->neighbour)) {
  3669. memcpy(hdr->hdr.l3.dest_addr,
  3670. skb->dst->neighbour->primary_key, 16);
  3671. } else {
  3672. /* fill in destination address used in ip header */
  3673. memcpy(hdr->hdr.l3.dest_addr, &skb->nh.ipv6h->daddr, 16);
  3674. }
  3675. } else { /* passthrough */
  3676. if((skb->dev->type == ARPHRD_IEEE802_TR) &&
  3677. !memcmp(skb->data + sizeof(struct qeth_hdr) +
  3678. sizeof(__u16), skb->dev->broadcast, 6)) {
  3679. hdr->hdr.l3.flags = QETH_CAST_BROADCAST |
  3680. QETH_HDR_PASSTHRU;
  3681. } else if (!memcmp(skb->data + sizeof(struct qeth_hdr),
  3682. skb->dev->broadcast, 6)) { /* broadcast? */
  3683. hdr->hdr.l3.flags = QETH_CAST_BROADCAST |
  3684. QETH_HDR_PASSTHRU;
  3685. } else {
  3686. hdr->hdr.l3.flags = (cast_type == RTN_MULTICAST) ?
  3687. QETH_CAST_MULTICAST | QETH_HDR_PASSTHRU :
  3688. QETH_CAST_UNICAST | QETH_HDR_PASSTHRU;
  3689. }
  3690. }
  3691. }
  3692. static inline void
  3693. __qeth_fill_buffer(struct sk_buff *skb, struct qdio_buffer *buffer,
  3694. int is_tso, int *next_element_to_fill)
  3695. {
  3696. int length = skb->len;
  3697. int length_here;
  3698. int element;
  3699. char *data;
  3700. int first_lap ;
  3701. element = *next_element_to_fill;
  3702. data = skb->data;
  3703. first_lap = (is_tso == 0 ? 1 : 0);
  3704. while (length > 0) {
  3705. /* length_here is the remaining amount of data in this page */
  3706. length_here = PAGE_SIZE - ((unsigned long) data % PAGE_SIZE);
  3707. if (length < length_here)
  3708. length_here = length;
  3709. buffer->element[element].addr = data;
  3710. buffer->element[element].length = length_here;
  3711. length -= length_here;
  3712. if (!length) {
  3713. if (first_lap)
  3714. buffer->element[element].flags = 0;
  3715. else
  3716. buffer->element[element].flags =
  3717. SBAL_FLAGS_LAST_FRAG;
  3718. } else {
  3719. if (first_lap)
  3720. buffer->element[element].flags =
  3721. SBAL_FLAGS_FIRST_FRAG;
  3722. else
  3723. buffer->element[element].flags =
  3724. SBAL_FLAGS_MIDDLE_FRAG;
  3725. }
  3726. data += length_here;
  3727. element++;
  3728. first_lap = 0;
  3729. }
  3730. *next_element_to_fill = element;
  3731. }
  3732. static inline int
  3733. qeth_fill_buffer(struct qeth_qdio_out_q *queue,
  3734. struct qeth_qdio_out_buffer *buf,
  3735. struct sk_buff *skb)
  3736. {
  3737. struct qdio_buffer *buffer;
  3738. struct qeth_hdr_tso *hdr;
  3739. int flush_cnt = 0, hdr_len, large_send = 0;
  3740. QETH_DBF_TEXT(trace, 6, "qdfillbf");
  3741. buffer = buf->buffer;
  3742. atomic_inc(&skb->users);
  3743. skb_queue_tail(&buf->skb_list, skb);
  3744. hdr = (struct qeth_hdr_tso *) skb->data;
  3745. /*check first on TSO ....*/
  3746. if (hdr->hdr.hdr.l3.id == QETH_HEADER_TYPE_TSO) {
  3747. int element = buf->next_element_to_fill;
  3748. hdr_len = sizeof(struct qeth_hdr_tso) + hdr->ext.dg_hdr_len;
  3749. /*fill first buffer entry only with header information */
  3750. buffer->element[element].addr = skb->data;
  3751. buffer->element[element].length = hdr_len;
  3752. buffer->element[element].flags = SBAL_FLAGS_FIRST_FRAG;
  3753. buf->next_element_to_fill++;
  3754. skb->data += hdr_len;
  3755. skb->len -= hdr_len;
  3756. large_send = 1;
  3757. }
  3758. if (skb_shinfo(skb)->nr_frags == 0)
  3759. __qeth_fill_buffer(skb, buffer, large_send,
  3760. (int *)&buf->next_element_to_fill);
  3761. else
  3762. __qeth_fill_buffer_frag(skb, buffer, large_send,
  3763. (int *)&buf->next_element_to_fill);
  3764. if (!queue->do_pack) {
  3765. QETH_DBF_TEXT(trace, 6, "fillbfnp");
  3766. /* set state to PRIMED -> will be flushed */
  3767. atomic_set(&buf->state, QETH_QDIO_BUF_PRIMED);
  3768. flush_cnt = 1;
  3769. } else {
  3770. QETH_DBF_TEXT(trace, 6, "fillbfpa");
  3771. #ifdef CONFIG_QETH_PERF_STATS
  3772. queue->card->perf_stats.skbs_sent_pack++;
  3773. #endif
  3774. if (buf->next_element_to_fill >=
  3775. QETH_MAX_BUFFER_ELEMENTS(queue->card)) {
  3776. /*
  3777. * packed buffer if full -> set state PRIMED
  3778. * -> will be flushed
  3779. */
  3780. atomic_set(&buf->state, QETH_QDIO_BUF_PRIMED);
  3781. flush_cnt = 1;
  3782. }
  3783. }
  3784. return flush_cnt;
  3785. }
  3786. static inline int
  3787. qeth_do_send_packet_fast(struct qeth_card *card, struct qeth_qdio_out_q *queue,
  3788. struct sk_buff *skb, struct qeth_hdr *hdr,
  3789. int elements_needed,
  3790. struct qeth_eddp_context *ctx)
  3791. {
  3792. struct qeth_qdio_out_buffer *buffer;
  3793. int buffers_needed = 0;
  3794. int flush_cnt = 0;
  3795. int index;
  3796. QETH_DBF_TEXT(trace, 6, "dosndpfa");
  3797. /* spin until we get the queue ... */
  3798. while (atomic_compare_and_swap(QETH_OUT_Q_UNLOCKED,
  3799. QETH_OUT_Q_LOCKED,
  3800. &queue->state));
  3801. /* ... now we've got the queue */
  3802. index = queue->next_buf_to_fill;
  3803. buffer = &queue->bufs[queue->next_buf_to_fill];
  3804. /*
  3805. * check if buffer is empty to make sure that we do not 'overtake'
  3806. * ourselves and try to fill a buffer that is already primed
  3807. */
  3808. if (atomic_read(&buffer->state) != QETH_QDIO_BUF_EMPTY) {
  3809. card->stats.tx_dropped++;
  3810. atomic_set(&queue->state, QETH_OUT_Q_UNLOCKED);
  3811. return -EBUSY;
  3812. }
  3813. if (ctx == NULL)
  3814. queue->next_buf_to_fill = (queue->next_buf_to_fill + 1) %
  3815. QDIO_MAX_BUFFERS_PER_Q;
  3816. else {
  3817. buffers_needed = qeth_eddp_check_buffers_for_context(queue,ctx);
  3818. if (buffers_needed < 0) {
  3819. card->stats.tx_dropped++;
  3820. atomic_set(&queue->state, QETH_OUT_Q_UNLOCKED);
  3821. return -EBUSY;
  3822. }
  3823. queue->next_buf_to_fill =
  3824. (queue->next_buf_to_fill + buffers_needed) %
  3825. QDIO_MAX_BUFFERS_PER_Q;
  3826. }
  3827. atomic_set(&queue->state, QETH_OUT_Q_UNLOCKED);
  3828. if (ctx == NULL) {
  3829. qeth_fill_buffer(queue, buffer, skb);
  3830. qeth_flush_buffers(queue, 0, index, 1);
  3831. } else {
  3832. flush_cnt = qeth_eddp_fill_buffer(queue, ctx, index);
  3833. WARN_ON(buffers_needed != flush_cnt);
  3834. qeth_flush_buffers(queue, 0, index, flush_cnt);
  3835. }
  3836. return 0;
  3837. }
  3838. static inline int
  3839. qeth_do_send_packet(struct qeth_card *card, struct qeth_qdio_out_q *queue,
  3840. struct sk_buff *skb, struct qeth_hdr *hdr,
  3841. int elements_needed, struct qeth_eddp_context *ctx)
  3842. {
  3843. struct qeth_qdio_out_buffer *buffer;
  3844. int start_index;
  3845. int flush_count = 0;
  3846. int do_pack = 0;
  3847. int tmp;
  3848. int rc = 0;
  3849. QETH_DBF_TEXT(trace, 6, "dosndpkt");
  3850. /* spin until we get the queue ... */
  3851. while (atomic_compare_and_swap(QETH_OUT_Q_UNLOCKED,
  3852. QETH_OUT_Q_LOCKED,
  3853. &queue->state));
  3854. start_index = queue->next_buf_to_fill;
  3855. buffer = &queue->bufs[queue->next_buf_to_fill];
  3856. /*
  3857. * check if buffer is empty to make sure that we do not 'overtake'
  3858. * ourselves and try to fill a buffer that is already primed
  3859. */
  3860. if (atomic_read(&buffer->state) != QETH_QDIO_BUF_EMPTY){
  3861. card->stats.tx_dropped++;
  3862. atomic_set(&queue->state, QETH_OUT_Q_UNLOCKED);
  3863. return -EBUSY;
  3864. }
  3865. /* check if we need to switch packing state of this queue */
  3866. qeth_switch_to_packing_if_needed(queue);
  3867. if (queue->do_pack){
  3868. do_pack = 1;
  3869. if (ctx == NULL) {
  3870. /* does packet fit in current buffer? */
  3871. if((QETH_MAX_BUFFER_ELEMENTS(card) -
  3872. buffer->next_element_to_fill) < elements_needed){
  3873. /* ... no -> set state PRIMED */
  3874. atomic_set(&buffer->state,QETH_QDIO_BUF_PRIMED);
  3875. flush_count++;
  3876. queue->next_buf_to_fill =
  3877. (queue->next_buf_to_fill + 1) %
  3878. QDIO_MAX_BUFFERS_PER_Q;
  3879. buffer = &queue->bufs[queue->next_buf_to_fill];
  3880. /* we did a step forward, so check buffer state
  3881. * again */
  3882. if (atomic_read(&buffer->state) !=
  3883. QETH_QDIO_BUF_EMPTY){
  3884. card->stats.tx_dropped++;
  3885. qeth_flush_buffers(queue, 0, start_index, flush_count);
  3886. atomic_set(&queue->state, QETH_OUT_Q_UNLOCKED);
  3887. return -EBUSY;
  3888. }
  3889. }
  3890. } else {
  3891. /* check if we have enough elements (including following
  3892. * free buffers) to handle eddp context */
  3893. if (qeth_eddp_check_buffers_for_context(queue,ctx) < 0){
  3894. printk("eddp tx_dropped 1\n");
  3895. card->stats.tx_dropped++;
  3896. rc = -EBUSY;
  3897. goto out;
  3898. }
  3899. }
  3900. }
  3901. if (ctx == NULL)
  3902. tmp = qeth_fill_buffer(queue, buffer, skb);
  3903. else {
  3904. tmp = qeth_eddp_fill_buffer(queue,ctx,queue->next_buf_to_fill);
  3905. if (tmp < 0) {
  3906. printk("eddp tx_dropped 2\n");
  3907. card->stats.tx_dropped++;
  3908. rc = - EBUSY;
  3909. goto out;
  3910. }
  3911. }
  3912. queue->next_buf_to_fill = (queue->next_buf_to_fill + tmp) %
  3913. QDIO_MAX_BUFFERS_PER_Q;
  3914. flush_count += tmp;
  3915. out:
  3916. if (flush_count)
  3917. qeth_flush_buffers(queue, 0, start_index, flush_count);
  3918. /*
  3919. * queue->state will go from LOCKED -> UNLOCKED or from
  3920. * LOCKED_FLUSH -> LOCKED if output_handler wanted to 'notify' us
  3921. * (switch packing state or flush buffer to get another pci flag out).
  3922. * In that case we will enter this loop
  3923. */
  3924. while (atomic_dec_return(&queue->state)){
  3925. flush_count = 0;
  3926. start_index = queue->next_buf_to_fill;
  3927. /* check if we can go back to non-packing state */
  3928. flush_count += qeth_switch_to_nonpacking_if_needed(queue);
  3929. /*
  3930. * check if we need to flush a packing buffer to get a pci
  3931. * flag out on the queue
  3932. */
  3933. if (!flush_count && !atomic_read(&queue->set_pci_flags_count))
  3934. flush_count += qeth_flush_buffers_on_no_pci(queue);
  3935. if (flush_count)
  3936. qeth_flush_buffers(queue, 0, start_index, flush_count);
  3937. }
  3938. /* at this point the queue is UNLOCKED again */
  3939. #ifdef CONFIG_QETH_PERF_STATS
  3940. if (do_pack)
  3941. queue->card->perf_stats.bufs_sent_pack += flush_count;
  3942. #endif /* CONFIG_QETH_PERF_STATS */
  3943. return rc;
  3944. }
  3945. static inline int
  3946. qeth_get_elements_no(struct qeth_card *card, void *hdr,
  3947. struct sk_buff *skb, int elems)
  3948. {
  3949. int elements_needed = 0;
  3950. if (skb_shinfo(skb)->nr_frags > 0) {
  3951. elements_needed = (skb_shinfo(skb)->nr_frags + 1);
  3952. }
  3953. if (elements_needed == 0 )
  3954. elements_needed = 1 + (((((unsigned long) hdr) % PAGE_SIZE)
  3955. + skb->len) >> PAGE_SHIFT);
  3956. if ((elements_needed + elems) > QETH_MAX_BUFFER_ELEMENTS(card)){
  3957. PRINT_ERR("qeth_do_send_packet: invalid size of "
  3958. "IP packet (Number=%d / Length=%d). Discarded.\n",
  3959. (elements_needed+elems), skb->len);
  3960. return 0;
  3961. }
  3962. return elements_needed;
  3963. }
  3964. static inline int
  3965. qeth_send_packet(struct qeth_card *card, struct sk_buff *skb)
  3966. {
  3967. int ipv = 0;
  3968. int cast_type;
  3969. struct qeth_qdio_out_q *queue;
  3970. struct qeth_hdr *hdr = NULL;
  3971. int elements_needed = 0;
  3972. enum qeth_large_send_types large_send = QETH_LARGE_SEND_NO;
  3973. struct qeth_eddp_context *ctx = NULL;
  3974. int rc;
  3975. QETH_DBF_TEXT(trace, 6, "sendpkt");
  3976. if (!card->options.layer2) {
  3977. ipv = qeth_get_ip_version(skb);
  3978. if ((card->dev->hard_header == qeth_fake_header) && ipv) {
  3979. if ((skb = qeth_pskb_unshare(skb,GFP_ATOMIC)) == NULL) {
  3980. card->stats.tx_dropped++;
  3981. dev_kfree_skb_irq(skb);
  3982. return 0;
  3983. }
  3984. if(card->dev->type == ARPHRD_IEEE802_TR){
  3985. skb_pull(skb, QETH_FAKE_LL_LEN_TR);
  3986. } else {
  3987. skb_pull(skb, QETH_FAKE_LL_LEN_ETH);
  3988. }
  3989. }
  3990. }
  3991. if ((card->info.type == QETH_CARD_TYPE_OSN) &&
  3992. (skb->protocol == htons(ETH_P_IPV6))) {
  3993. dev_kfree_skb_any(skb);
  3994. return 0;
  3995. }
  3996. cast_type = qeth_get_cast_type(card, skb);
  3997. if ((cast_type == RTN_BROADCAST) &&
  3998. (card->info.broadcast_capable == 0)){
  3999. card->stats.tx_dropped++;
  4000. card->stats.tx_errors++;
  4001. dev_kfree_skb_any(skb);
  4002. return NETDEV_TX_OK;
  4003. }
  4004. queue = card->qdio.out_qs
  4005. [qeth_get_priority_queue(card, skb, ipv, cast_type)];
  4006. if (skb_shinfo(skb)->tso_size)
  4007. large_send = card->options.large_send;
  4008. /*are we able to do TSO ? If so ,prepare and send it from here */
  4009. if ((large_send == QETH_LARGE_SEND_TSO) &&
  4010. (cast_type == RTN_UNSPEC)) {
  4011. rc = qeth_tso_prepare_packet(card, skb, ipv, cast_type);
  4012. if (rc) {
  4013. card->stats.tx_dropped++;
  4014. card->stats.tx_errors++;
  4015. dev_kfree_skb_any(skb);
  4016. return NETDEV_TX_OK;
  4017. }
  4018. elements_needed++;
  4019. } else {
  4020. if ((rc = qeth_prepare_skb(card, &skb, &hdr, ipv))) {
  4021. QETH_DBF_TEXT_(trace, 4, "pskbe%d", rc);
  4022. return rc;
  4023. }
  4024. if (card->info.type != QETH_CARD_TYPE_OSN)
  4025. qeth_fill_header(card, hdr, skb, ipv, cast_type);
  4026. }
  4027. if (large_send == QETH_LARGE_SEND_EDDP) {
  4028. ctx = qeth_eddp_create_context(card, skb, hdr);
  4029. if (ctx == NULL) {
  4030. PRINT_WARN("could not create eddp context\n");
  4031. return -EINVAL;
  4032. }
  4033. } else {
  4034. int elems = qeth_get_elements_no(card,(void*) hdr, skb,
  4035. elements_needed);
  4036. if (!elems)
  4037. return -EINVAL;
  4038. elements_needed += elems;
  4039. }
  4040. if (card->info.type != QETH_CARD_TYPE_IQD)
  4041. rc = qeth_do_send_packet(card, queue, skb, hdr,
  4042. elements_needed, ctx);
  4043. else
  4044. rc = qeth_do_send_packet_fast(card, queue, skb, hdr,
  4045. elements_needed, ctx);
  4046. if (!rc){
  4047. card->stats.tx_packets++;
  4048. card->stats.tx_bytes += skb->len;
  4049. #ifdef CONFIG_QETH_PERF_STATS
  4050. if (skb_shinfo(skb)->tso_size &&
  4051. !(large_send == QETH_LARGE_SEND_NO)) {
  4052. card->perf_stats.large_send_bytes += skb->len;
  4053. card->perf_stats.large_send_cnt++;
  4054. }
  4055. if (skb_shinfo(skb)->nr_frags > 0){
  4056. card->perf_stats.sg_skbs_sent++;
  4057. /* nr_frags + skb->data */
  4058. card->perf_stats.sg_frags_sent +=
  4059. skb_shinfo(skb)->nr_frags + 1;
  4060. }
  4061. #endif /* CONFIG_QETH_PERF_STATS */
  4062. }
  4063. if (ctx != NULL) {
  4064. /* drop creator's reference */
  4065. qeth_eddp_put_context(ctx);
  4066. /* free skb; it's not referenced by a buffer */
  4067. if (rc == 0)
  4068. dev_kfree_skb_any(skb);
  4069. }
  4070. return rc;
  4071. }
  4072. static int
  4073. qeth_mdio_read(struct net_device *dev, int phy_id, int regnum)
  4074. {
  4075. struct qeth_card *card = (struct qeth_card *) dev->priv;
  4076. int rc = 0;
  4077. switch(regnum){
  4078. case MII_BMCR: /* Basic mode control register */
  4079. rc = BMCR_FULLDPLX;
  4080. if ((card->info.link_type != QETH_LINK_TYPE_GBIT_ETH)&&
  4081. (card->info.link_type != QETH_LINK_TYPE_OSN) &&
  4082. (card->info.link_type != QETH_LINK_TYPE_10GBIT_ETH))
  4083. rc |= BMCR_SPEED100;
  4084. break;
  4085. case MII_BMSR: /* Basic mode status register */
  4086. rc = BMSR_ERCAP | BMSR_ANEGCOMPLETE | BMSR_LSTATUS |
  4087. BMSR_10HALF | BMSR_10FULL | BMSR_100HALF | BMSR_100FULL |
  4088. BMSR_100BASE4;
  4089. break;
  4090. case MII_PHYSID1: /* PHYS ID 1 */
  4091. rc = (dev->dev_addr[0] << 16) | (dev->dev_addr[1] << 8) |
  4092. dev->dev_addr[2];
  4093. rc = (rc >> 5) & 0xFFFF;
  4094. break;
  4095. case MII_PHYSID2: /* PHYS ID 2 */
  4096. rc = (dev->dev_addr[2] << 10) & 0xFFFF;
  4097. break;
  4098. case MII_ADVERTISE: /* Advertisement control reg */
  4099. rc = ADVERTISE_ALL;
  4100. break;
  4101. case MII_LPA: /* Link partner ability reg */
  4102. rc = LPA_10HALF | LPA_10FULL | LPA_100HALF | LPA_100FULL |
  4103. LPA_100BASE4 | LPA_LPACK;
  4104. break;
  4105. case MII_EXPANSION: /* Expansion register */
  4106. break;
  4107. case MII_DCOUNTER: /* disconnect counter */
  4108. break;
  4109. case MII_FCSCOUNTER: /* false carrier counter */
  4110. break;
  4111. case MII_NWAYTEST: /* N-way auto-neg test register */
  4112. break;
  4113. case MII_RERRCOUNTER: /* rx error counter */
  4114. rc = card->stats.rx_errors;
  4115. break;
  4116. case MII_SREVISION: /* silicon revision */
  4117. break;
  4118. case MII_RESV1: /* reserved 1 */
  4119. break;
  4120. case MII_LBRERROR: /* loopback, rx, bypass error */
  4121. break;
  4122. case MII_PHYADDR: /* physical address */
  4123. break;
  4124. case MII_RESV2: /* reserved 2 */
  4125. break;
  4126. case MII_TPISTATUS: /* TPI status for 10mbps */
  4127. break;
  4128. case MII_NCONFIG: /* network interface config */
  4129. break;
  4130. default:
  4131. rc = 0;
  4132. break;
  4133. }
  4134. return rc;
  4135. }
  4136. static void
  4137. qeth_mdio_write(struct net_device *dev, int phy_id, int regnum, int value)
  4138. {
  4139. switch(regnum){
  4140. case MII_BMCR: /* Basic mode control register */
  4141. case MII_BMSR: /* Basic mode status register */
  4142. case MII_PHYSID1: /* PHYS ID 1 */
  4143. case MII_PHYSID2: /* PHYS ID 2 */
  4144. case MII_ADVERTISE: /* Advertisement control reg */
  4145. case MII_LPA: /* Link partner ability reg */
  4146. case MII_EXPANSION: /* Expansion register */
  4147. case MII_DCOUNTER: /* disconnect counter */
  4148. case MII_FCSCOUNTER: /* false carrier counter */
  4149. case MII_NWAYTEST: /* N-way auto-neg test register */
  4150. case MII_RERRCOUNTER: /* rx error counter */
  4151. case MII_SREVISION: /* silicon revision */
  4152. case MII_RESV1: /* reserved 1 */
  4153. case MII_LBRERROR: /* loopback, rx, bypass error */
  4154. case MII_PHYADDR: /* physical address */
  4155. case MII_RESV2: /* reserved 2 */
  4156. case MII_TPISTATUS: /* TPI status for 10mbps */
  4157. case MII_NCONFIG: /* network interface config */
  4158. default:
  4159. break;
  4160. }
  4161. }
  4162. static inline const char *
  4163. qeth_arp_get_error_cause(int *rc)
  4164. {
  4165. switch (*rc) {
  4166. case QETH_IPA_ARP_RC_FAILED:
  4167. *rc = -EIO;
  4168. return "operation failed";
  4169. case QETH_IPA_ARP_RC_NOTSUPP:
  4170. *rc = -EOPNOTSUPP;
  4171. return "operation not supported";
  4172. case QETH_IPA_ARP_RC_OUT_OF_RANGE:
  4173. *rc = -EINVAL;
  4174. return "argument out of range";
  4175. case QETH_IPA_ARP_RC_Q_NOTSUPP:
  4176. *rc = -EOPNOTSUPP;
  4177. return "query operation not supported";
  4178. case QETH_IPA_ARP_RC_Q_NO_DATA:
  4179. *rc = -ENOENT;
  4180. return "no query data available";
  4181. default:
  4182. return "unknown error";
  4183. }
  4184. }
  4185. static int
  4186. qeth_send_simple_setassparms(struct qeth_card *, enum qeth_ipa_funcs,
  4187. __u16, long);
  4188. static int
  4189. qeth_arp_set_no_entries(struct qeth_card *card, int no_entries)
  4190. {
  4191. int tmp;
  4192. int rc;
  4193. QETH_DBF_TEXT(trace,3,"arpstnoe");
  4194. /*
  4195. * currently GuestLAN only supports the ARP assist function
  4196. * IPA_CMD_ASS_ARP_QUERY_INFO, but not IPA_CMD_ASS_ARP_SET_NO_ENTRIES;
  4197. * thus we say EOPNOTSUPP for this ARP function
  4198. */
  4199. if (card->info.guestlan)
  4200. return -EOPNOTSUPP;
  4201. if (!qeth_is_supported(card,IPA_ARP_PROCESSING)) {
  4202. PRINT_WARN("ARP processing not supported "
  4203. "on %s!\n", QETH_CARD_IFNAME(card));
  4204. return -EOPNOTSUPP;
  4205. }
  4206. rc = qeth_send_simple_setassparms(card, IPA_ARP_PROCESSING,
  4207. IPA_CMD_ASS_ARP_SET_NO_ENTRIES,
  4208. no_entries);
  4209. if (rc) {
  4210. tmp = rc;
  4211. PRINT_WARN("Could not set number of ARP entries on %s: "
  4212. "%s (0x%x/%d)\n",
  4213. QETH_CARD_IFNAME(card), qeth_arp_get_error_cause(&rc),
  4214. tmp, tmp);
  4215. }
  4216. return rc;
  4217. }
  4218. static inline void
  4219. qeth_copy_arp_entries_stripped(struct qeth_arp_query_info *qinfo,
  4220. struct qeth_arp_query_data *qdata,
  4221. int entry_size, int uentry_size)
  4222. {
  4223. char *entry_ptr;
  4224. char *uentry_ptr;
  4225. int i;
  4226. entry_ptr = (char *)&qdata->data;
  4227. uentry_ptr = (char *)(qinfo->udata + qinfo->udata_offset);
  4228. for (i = 0; i < qdata->no_entries; ++i){
  4229. /* strip off 32 bytes "media specific information" */
  4230. memcpy(uentry_ptr, (entry_ptr + 32), entry_size - 32);
  4231. entry_ptr += entry_size;
  4232. uentry_ptr += uentry_size;
  4233. }
  4234. }
  4235. static int
  4236. qeth_arp_query_cb(struct qeth_card *card, struct qeth_reply *reply,
  4237. unsigned long data)
  4238. {
  4239. struct qeth_ipa_cmd *cmd;
  4240. struct qeth_arp_query_data *qdata;
  4241. struct qeth_arp_query_info *qinfo;
  4242. int entry_size;
  4243. int uentry_size;
  4244. int i;
  4245. QETH_DBF_TEXT(trace,4,"arpquecb");
  4246. qinfo = (struct qeth_arp_query_info *) reply->param;
  4247. cmd = (struct qeth_ipa_cmd *) data;
  4248. if (cmd->hdr.return_code) {
  4249. QETH_DBF_TEXT_(trace,4,"qaer1%i", cmd->hdr.return_code);
  4250. return 0;
  4251. }
  4252. if (cmd->data.setassparms.hdr.return_code) {
  4253. cmd->hdr.return_code = cmd->data.setassparms.hdr.return_code;
  4254. QETH_DBF_TEXT_(trace,4,"qaer2%i", cmd->hdr.return_code);
  4255. return 0;
  4256. }
  4257. qdata = &cmd->data.setassparms.data.query_arp;
  4258. switch(qdata->reply_bits){
  4259. case 5:
  4260. uentry_size = entry_size = sizeof(struct qeth_arp_qi_entry5);
  4261. if (qinfo->mask_bits & QETH_QARP_STRIP_ENTRIES)
  4262. uentry_size = sizeof(struct qeth_arp_qi_entry5_short);
  4263. break;
  4264. case 7:
  4265. /* fall through to default */
  4266. default:
  4267. /* tr is the same as eth -> entry7 */
  4268. uentry_size = entry_size = sizeof(struct qeth_arp_qi_entry7);
  4269. if (qinfo->mask_bits & QETH_QARP_STRIP_ENTRIES)
  4270. uentry_size = sizeof(struct qeth_arp_qi_entry7_short);
  4271. break;
  4272. }
  4273. /* check if there is enough room in userspace */
  4274. if ((qinfo->udata_len - qinfo->udata_offset) <
  4275. qdata->no_entries * uentry_size){
  4276. QETH_DBF_TEXT_(trace, 4, "qaer3%i", -ENOMEM);
  4277. cmd->hdr.return_code = -ENOMEM;
  4278. PRINT_WARN("query ARP user space buffer is too small for "
  4279. "the returned number of ARP entries. "
  4280. "Aborting query!\n");
  4281. goto out_error;
  4282. }
  4283. QETH_DBF_TEXT_(trace, 4, "anore%i",
  4284. cmd->data.setassparms.hdr.number_of_replies);
  4285. QETH_DBF_TEXT_(trace, 4, "aseqn%i", cmd->data.setassparms.hdr.seq_no);
  4286. QETH_DBF_TEXT_(trace, 4, "anoen%i", qdata->no_entries);
  4287. if (qinfo->mask_bits & QETH_QARP_STRIP_ENTRIES) {
  4288. /* strip off "media specific information" */
  4289. qeth_copy_arp_entries_stripped(qinfo, qdata, entry_size,
  4290. uentry_size);
  4291. } else
  4292. /*copy entries to user buffer*/
  4293. memcpy(qinfo->udata + qinfo->udata_offset,
  4294. (char *)&qdata->data, qdata->no_entries*uentry_size);
  4295. qinfo->no_entries += qdata->no_entries;
  4296. qinfo->udata_offset += (qdata->no_entries*uentry_size);
  4297. /* check if all replies received ... */
  4298. if (cmd->data.setassparms.hdr.seq_no <
  4299. cmd->data.setassparms.hdr.number_of_replies)
  4300. return 1;
  4301. memcpy(qinfo->udata, &qinfo->no_entries, 4);
  4302. /* keep STRIP_ENTRIES flag so the user program can distinguish
  4303. * stripped entries from normal ones */
  4304. if (qinfo->mask_bits & QETH_QARP_STRIP_ENTRIES)
  4305. qdata->reply_bits |= QETH_QARP_STRIP_ENTRIES;
  4306. memcpy(qinfo->udata + QETH_QARP_MASK_OFFSET,&qdata->reply_bits,2);
  4307. return 0;
  4308. out_error:
  4309. i = 0;
  4310. memcpy(qinfo->udata, &i, 4);
  4311. return 0;
  4312. }
  4313. static int
  4314. qeth_send_ipa_arp_cmd(struct qeth_card *card, struct qeth_cmd_buffer *iob,
  4315. int len, int (*reply_cb)(struct qeth_card *,
  4316. struct qeth_reply *,
  4317. unsigned long),
  4318. void *reply_param)
  4319. {
  4320. QETH_DBF_TEXT(trace,4,"sendarp");
  4321. memcpy(iob->data, IPA_PDU_HEADER, IPA_PDU_HEADER_SIZE);
  4322. memcpy(QETH_IPA_CMD_DEST_ADDR(iob->data),
  4323. &card->token.ulp_connection_r, QETH_MPC_TOKEN_LENGTH);
  4324. return qeth_send_control_data(card, IPA_PDU_HEADER_SIZE + len, iob,
  4325. reply_cb, reply_param);
  4326. }
  4327. static int
  4328. qeth_send_ipa_snmp_cmd(struct qeth_card *card, struct qeth_cmd_buffer *iob,
  4329. int len, int (*reply_cb)(struct qeth_card *,
  4330. struct qeth_reply *,
  4331. unsigned long),
  4332. void *reply_param)
  4333. {
  4334. u16 s1, s2;
  4335. QETH_DBF_TEXT(trace,4,"sendsnmp");
  4336. memcpy(iob->data, IPA_PDU_HEADER, IPA_PDU_HEADER_SIZE);
  4337. memcpy(QETH_IPA_CMD_DEST_ADDR(iob->data),
  4338. &card->token.ulp_connection_r, QETH_MPC_TOKEN_LENGTH);
  4339. /* adjust PDU length fields in IPA_PDU_HEADER */
  4340. s1 = (u32) IPA_PDU_HEADER_SIZE + len;
  4341. s2 = (u32) len;
  4342. memcpy(QETH_IPA_PDU_LEN_TOTAL(iob->data), &s1, 2);
  4343. memcpy(QETH_IPA_PDU_LEN_PDU1(iob->data), &s2, 2);
  4344. memcpy(QETH_IPA_PDU_LEN_PDU2(iob->data), &s2, 2);
  4345. memcpy(QETH_IPA_PDU_LEN_PDU3(iob->data), &s2, 2);
  4346. return qeth_send_control_data(card, IPA_PDU_HEADER_SIZE + len, iob,
  4347. reply_cb, reply_param);
  4348. }
  4349. static struct qeth_cmd_buffer *
  4350. qeth_get_setassparms_cmd(struct qeth_card *, enum qeth_ipa_funcs,
  4351. __u16, __u16, enum qeth_prot_versions);
  4352. static int
  4353. qeth_arp_query(struct qeth_card *card, char *udata)
  4354. {
  4355. struct qeth_cmd_buffer *iob;
  4356. struct qeth_arp_query_info qinfo = {0, };
  4357. int tmp;
  4358. int rc;
  4359. QETH_DBF_TEXT(trace,3,"arpquery");
  4360. if (!qeth_is_supported(card,/*IPA_QUERY_ARP_ADDR_INFO*/
  4361. IPA_ARP_PROCESSING)) {
  4362. PRINT_WARN("ARP processing not supported "
  4363. "on %s!\n", QETH_CARD_IFNAME(card));
  4364. return -EOPNOTSUPP;
  4365. }
  4366. /* get size of userspace buffer and mask_bits -> 6 bytes */
  4367. if (copy_from_user(&qinfo, udata, 6))
  4368. return -EFAULT;
  4369. if (!(qinfo.udata = kmalloc(qinfo.udata_len, GFP_KERNEL)))
  4370. return -ENOMEM;
  4371. memset(qinfo.udata, 0, qinfo.udata_len);
  4372. qinfo.udata_offset = QETH_QARP_ENTRIES_OFFSET;
  4373. iob = qeth_get_setassparms_cmd(card, IPA_ARP_PROCESSING,
  4374. IPA_CMD_ASS_ARP_QUERY_INFO,
  4375. sizeof(int),QETH_PROT_IPV4);
  4376. rc = qeth_send_ipa_arp_cmd(card, iob,
  4377. QETH_SETASS_BASE_LEN+QETH_ARP_CMD_LEN,
  4378. qeth_arp_query_cb, (void *)&qinfo);
  4379. if (rc) {
  4380. tmp = rc;
  4381. PRINT_WARN("Error while querying ARP cache on %s: %s "
  4382. "(0x%x/%d)\n",
  4383. QETH_CARD_IFNAME(card), qeth_arp_get_error_cause(&rc),
  4384. tmp, tmp);
  4385. copy_to_user(udata, qinfo.udata, 4);
  4386. } else {
  4387. copy_to_user(udata, qinfo.udata, qinfo.udata_len);
  4388. }
  4389. kfree(qinfo.udata);
  4390. return rc;
  4391. }
  4392. /**
  4393. * SNMP command callback
  4394. */
  4395. static int
  4396. qeth_snmp_command_cb(struct qeth_card *card, struct qeth_reply *reply,
  4397. unsigned long sdata)
  4398. {
  4399. struct qeth_ipa_cmd *cmd;
  4400. struct qeth_arp_query_info *qinfo;
  4401. struct qeth_snmp_cmd *snmp;
  4402. unsigned char *data;
  4403. __u16 data_len;
  4404. QETH_DBF_TEXT(trace,3,"snpcmdcb");
  4405. cmd = (struct qeth_ipa_cmd *) sdata;
  4406. data = (unsigned char *)((char *)cmd - reply->offset);
  4407. qinfo = (struct qeth_arp_query_info *) reply->param;
  4408. snmp = &cmd->data.setadapterparms.data.snmp;
  4409. if (cmd->hdr.return_code) {
  4410. QETH_DBF_TEXT_(trace,4,"scer1%i", cmd->hdr.return_code);
  4411. return 0;
  4412. }
  4413. if (cmd->data.setadapterparms.hdr.return_code) {
  4414. cmd->hdr.return_code = cmd->data.setadapterparms.hdr.return_code;
  4415. QETH_DBF_TEXT_(trace,4,"scer2%i", cmd->hdr.return_code);
  4416. return 0;
  4417. }
  4418. data_len = *((__u16*)QETH_IPA_PDU_LEN_PDU1(data));
  4419. if (cmd->data.setadapterparms.hdr.seq_no == 1)
  4420. data_len -= (__u16)((char *)&snmp->data - (char *)cmd);
  4421. else
  4422. data_len -= (__u16)((char*)&snmp->request - (char *)cmd);
  4423. /* check if there is enough room in userspace */
  4424. if ((qinfo->udata_len - qinfo->udata_offset) < data_len) {
  4425. QETH_DBF_TEXT_(trace, 4, "scer3%i", -ENOMEM);
  4426. cmd->hdr.return_code = -ENOMEM;
  4427. return 0;
  4428. }
  4429. QETH_DBF_TEXT_(trace, 4, "snore%i",
  4430. cmd->data.setadapterparms.hdr.used_total);
  4431. QETH_DBF_TEXT_(trace, 4, "sseqn%i", cmd->data.setadapterparms.hdr.seq_no);
  4432. /*copy entries to user buffer*/
  4433. if (cmd->data.setadapterparms.hdr.seq_no == 1) {
  4434. memcpy(qinfo->udata + qinfo->udata_offset,
  4435. (char *)snmp,
  4436. data_len + offsetof(struct qeth_snmp_cmd,data));
  4437. qinfo->udata_offset += offsetof(struct qeth_snmp_cmd, data);
  4438. } else {
  4439. memcpy(qinfo->udata + qinfo->udata_offset,
  4440. (char *)&snmp->request, data_len);
  4441. }
  4442. qinfo->udata_offset += data_len;
  4443. /* check if all replies received ... */
  4444. QETH_DBF_TEXT_(trace, 4, "srtot%i",
  4445. cmd->data.setadapterparms.hdr.used_total);
  4446. QETH_DBF_TEXT_(trace, 4, "srseq%i",
  4447. cmd->data.setadapterparms.hdr.seq_no);
  4448. if (cmd->data.setadapterparms.hdr.seq_no <
  4449. cmd->data.setadapterparms.hdr.used_total)
  4450. return 1;
  4451. return 0;
  4452. }
  4453. static struct qeth_cmd_buffer *
  4454. qeth_get_ipacmd_buffer(struct qeth_card *, enum qeth_ipa_cmds,
  4455. enum qeth_prot_versions );
  4456. static struct qeth_cmd_buffer *
  4457. qeth_get_adapter_cmd(struct qeth_card *card, __u32 command, __u32 cmdlen)
  4458. {
  4459. struct qeth_cmd_buffer *iob;
  4460. struct qeth_ipa_cmd *cmd;
  4461. iob = qeth_get_ipacmd_buffer(card,IPA_CMD_SETADAPTERPARMS,
  4462. QETH_PROT_IPV4);
  4463. cmd = (struct qeth_ipa_cmd *)(iob->data+IPA_PDU_HEADER_SIZE);
  4464. cmd->data.setadapterparms.hdr.cmdlength = cmdlen;
  4465. cmd->data.setadapterparms.hdr.command_code = command;
  4466. cmd->data.setadapterparms.hdr.used_total = 1;
  4467. cmd->data.setadapterparms.hdr.seq_no = 1;
  4468. return iob;
  4469. }
  4470. /**
  4471. * function to send SNMP commands to OSA-E card
  4472. */
  4473. static int
  4474. qeth_snmp_command(struct qeth_card *card, char *udata)
  4475. {
  4476. struct qeth_cmd_buffer *iob;
  4477. struct qeth_ipa_cmd *cmd;
  4478. struct qeth_snmp_ureq *ureq;
  4479. int req_len;
  4480. struct qeth_arp_query_info qinfo = {0, };
  4481. int rc = 0;
  4482. QETH_DBF_TEXT(trace,3,"snmpcmd");
  4483. if (card->info.guestlan)
  4484. return -EOPNOTSUPP;
  4485. if ((!qeth_adp_supported(card,IPA_SETADP_SET_SNMP_CONTROL)) &&
  4486. (!card->options.layer2) ) {
  4487. PRINT_WARN("SNMP Query MIBS not supported "
  4488. "on %s!\n", QETH_CARD_IFNAME(card));
  4489. return -EOPNOTSUPP;
  4490. }
  4491. /* skip 4 bytes (data_len struct member) to get req_len */
  4492. if (copy_from_user(&req_len, udata + sizeof(int), sizeof(int)))
  4493. return -EFAULT;
  4494. ureq = kmalloc(req_len+sizeof(struct qeth_snmp_ureq_hdr), GFP_KERNEL);
  4495. if (!ureq) {
  4496. QETH_DBF_TEXT(trace, 2, "snmpnome");
  4497. return -ENOMEM;
  4498. }
  4499. if (copy_from_user(ureq, udata,
  4500. req_len+sizeof(struct qeth_snmp_ureq_hdr))){
  4501. kfree(ureq);
  4502. return -EFAULT;
  4503. }
  4504. qinfo.udata_len = ureq->hdr.data_len;
  4505. if (!(qinfo.udata = kmalloc(qinfo.udata_len, GFP_KERNEL))){
  4506. kfree(ureq);
  4507. return -ENOMEM;
  4508. }
  4509. memset(qinfo.udata, 0, qinfo.udata_len);
  4510. qinfo.udata_offset = sizeof(struct qeth_snmp_ureq_hdr);
  4511. iob = qeth_get_adapter_cmd(card, IPA_SETADP_SET_SNMP_CONTROL,
  4512. QETH_SNMP_SETADP_CMDLENGTH + req_len);
  4513. cmd = (struct qeth_ipa_cmd *)(iob->data+IPA_PDU_HEADER_SIZE);
  4514. memcpy(&cmd->data.setadapterparms.data.snmp, &ureq->cmd, req_len);
  4515. rc = qeth_send_ipa_snmp_cmd(card, iob, QETH_SETADP_BASE_LEN + req_len,
  4516. qeth_snmp_command_cb, (void *)&qinfo);
  4517. if (rc)
  4518. PRINT_WARN("SNMP command failed on %s: (0x%x)\n",
  4519. QETH_CARD_IFNAME(card), rc);
  4520. else
  4521. copy_to_user(udata, qinfo.udata, qinfo.udata_len);
  4522. kfree(ureq);
  4523. kfree(qinfo.udata);
  4524. return rc;
  4525. }
  4526. static int
  4527. qeth_default_setassparms_cb(struct qeth_card *, struct qeth_reply *,
  4528. unsigned long);
  4529. static int
  4530. qeth_send_setassparms(struct qeth_card *, struct qeth_cmd_buffer *,
  4531. __u16, long,
  4532. int (*reply_cb)
  4533. (struct qeth_card *, struct qeth_reply *, unsigned long),
  4534. void *reply_param);
  4535. static int
  4536. qeth_arp_add_entry(struct qeth_card *card, struct qeth_arp_cache_entry *entry)
  4537. {
  4538. struct qeth_cmd_buffer *iob;
  4539. char buf[16];
  4540. int tmp;
  4541. int rc;
  4542. QETH_DBF_TEXT(trace,3,"arpadent");
  4543. /*
  4544. * currently GuestLAN only supports the ARP assist function
  4545. * IPA_CMD_ASS_ARP_QUERY_INFO, but not IPA_CMD_ASS_ARP_ADD_ENTRY;
  4546. * thus we say EOPNOTSUPP for this ARP function
  4547. */
  4548. if (card->info.guestlan)
  4549. return -EOPNOTSUPP;
  4550. if (!qeth_is_supported(card,IPA_ARP_PROCESSING)) {
  4551. PRINT_WARN("ARP processing not supported "
  4552. "on %s!\n", QETH_CARD_IFNAME(card));
  4553. return -EOPNOTSUPP;
  4554. }
  4555. iob = qeth_get_setassparms_cmd(card, IPA_ARP_PROCESSING,
  4556. IPA_CMD_ASS_ARP_ADD_ENTRY,
  4557. sizeof(struct qeth_arp_cache_entry),
  4558. QETH_PROT_IPV4);
  4559. rc = qeth_send_setassparms(card, iob,
  4560. sizeof(struct qeth_arp_cache_entry),
  4561. (unsigned long) entry,
  4562. qeth_default_setassparms_cb, NULL);
  4563. if (rc) {
  4564. tmp = rc;
  4565. qeth_ipaddr4_to_string((u8 *)entry->ipaddr, buf);
  4566. PRINT_WARN("Could not add ARP entry for address %s on %s: "
  4567. "%s (0x%x/%d)\n",
  4568. buf, QETH_CARD_IFNAME(card),
  4569. qeth_arp_get_error_cause(&rc), tmp, tmp);
  4570. }
  4571. return rc;
  4572. }
  4573. static int
  4574. qeth_arp_remove_entry(struct qeth_card *card, struct qeth_arp_cache_entry *entry)
  4575. {
  4576. struct qeth_cmd_buffer *iob;
  4577. char buf[16] = {0, };
  4578. int tmp;
  4579. int rc;
  4580. QETH_DBF_TEXT(trace,3,"arprment");
  4581. /*
  4582. * currently GuestLAN only supports the ARP assist function
  4583. * IPA_CMD_ASS_ARP_QUERY_INFO, but not IPA_CMD_ASS_ARP_REMOVE_ENTRY;
  4584. * thus we say EOPNOTSUPP for this ARP function
  4585. */
  4586. if (card->info.guestlan)
  4587. return -EOPNOTSUPP;
  4588. if (!qeth_is_supported(card,IPA_ARP_PROCESSING)) {
  4589. PRINT_WARN("ARP processing not supported "
  4590. "on %s!\n", QETH_CARD_IFNAME(card));
  4591. return -EOPNOTSUPP;
  4592. }
  4593. memcpy(buf, entry, 12);
  4594. iob = qeth_get_setassparms_cmd(card, IPA_ARP_PROCESSING,
  4595. IPA_CMD_ASS_ARP_REMOVE_ENTRY,
  4596. 12,
  4597. QETH_PROT_IPV4);
  4598. rc = qeth_send_setassparms(card, iob,
  4599. 12, (unsigned long)buf,
  4600. qeth_default_setassparms_cb, NULL);
  4601. if (rc) {
  4602. tmp = rc;
  4603. memset(buf, 0, 16);
  4604. qeth_ipaddr4_to_string((u8 *)entry->ipaddr, buf);
  4605. PRINT_WARN("Could not delete ARP entry for address %s on %s: "
  4606. "%s (0x%x/%d)\n",
  4607. buf, QETH_CARD_IFNAME(card),
  4608. qeth_arp_get_error_cause(&rc), tmp, tmp);
  4609. }
  4610. return rc;
  4611. }
  4612. static int
  4613. qeth_arp_flush_cache(struct qeth_card *card)
  4614. {
  4615. int rc;
  4616. int tmp;
  4617. QETH_DBF_TEXT(trace,3,"arpflush");
  4618. /*
  4619. * currently GuestLAN only supports the ARP assist function
  4620. * IPA_CMD_ASS_ARP_QUERY_INFO, but not IPA_CMD_ASS_ARP_FLUSH_CACHE;
  4621. * thus we say EOPNOTSUPP for this ARP function
  4622. */
  4623. if (card->info.guestlan || (card->info.type == QETH_CARD_TYPE_IQD))
  4624. return -EOPNOTSUPP;
  4625. if (!qeth_is_supported(card,IPA_ARP_PROCESSING)) {
  4626. PRINT_WARN("ARP processing not supported "
  4627. "on %s!\n", QETH_CARD_IFNAME(card));
  4628. return -EOPNOTSUPP;
  4629. }
  4630. rc = qeth_send_simple_setassparms(card, IPA_ARP_PROCESSING,
  4631. IPA_CMD_ASS_ARP_FLUSH_CACHE, 0);
  4632. if (rc){
  4633. tmp = rc;
  4634. PRINT_WARN("Could not flush ARP cache on %s: %s (0x%x/%d)\n",
  4635. QETH_CARD_IFNAME(card), qeth_arp_get_error_cause(&rc),
  4636. tmp, tmp);
  4637. }
  4638. return rc;
  4639. }
  4640. static int
  4641. qeth_do_ioctl(struct net_device *dev, struct ifreq *rq, int cmd)
  4642. {
  4643. struct qeth_card *card = (struct qeth_card *)dev->priv;
  4644. struct qeth_arp_cache_entry arp_entry;
  4645. struct mii_ioctl_data *mii_data;
  4646. int rc = 0;
  4647. if (!card)
  4648. return -ENODEV;
  4649. if ((card->state != CARD_STATE_UP) &&
  4650. (card->state != CARD_STATE_SOFTSETUP))
  4651. return -ENODEV;
  4652. if (card->info.type == QETH_CARD_TYPE_OSN)
  4653. return -EPERM;
  4654. switch (cmd){
  4655. case SIOC_QETH_ARP_SET_NO_ENTRIES:
  4656. if ( !capable(CAP_NET_ADMIN) ||
  4657. (card->options.layer2) ) {
  4658. rc = -EPERM;
  4659. break;
  4660. }
  4661. rc = qeth_arp_set_no_entries(card, rq->ifr_ifru.ifru_ivalue);
  4662. break;
  4663. case SIOC_QETH_ARP_QUERY_INFO:
  4664. if ( !capable(CAP_NET_ADMIN) ||
  4665. (card->options.layer2) ) {
  4666. rc = -EPERM;
  4667. break;
  4668. }
  4669. rc = qeth_arp_query(card, rq->ifr_ifru.ifru_data);
  4670. break;
  4671. case SIOC_QETH_ARP_ADD_ENTRY:
  4672. if ( !capable(CAP_NET_ADMIN) ||
  4673. (card->options.layer2) ) {
  4674. rc = -EPERM;
  4675. break;
  4676. }
  4677. if (copy_from_user(&arp_entry, rq->ifr_ifru.ifru_data,
  4678. sizeof(struct qeth_arp_cache_entry)))
  4679. rc = -EFAULT;
  4680. else
  4681. rc = qeth_arp_add_entry(card, &arp_entry);
  4682. break;
  4683. case SIOC_QETH_ARP_REMOVE_ENTRY:
  4684. if ( !capable(CAP_NET_ADMIN) ||
  4685. (card->options.layer2) ) {
  4686. rc = -EPERM;
  4687. break;
  4688. }
  4689. if (copy_from_user(&arp_entry, rq->ifr_ifru.ifru_data,
  4690. sizeof(struct qeth_arp_cache_entry)))
  4691. rc = -EFAULT;
  4692. else
  4693. rc = qeth_arp_remove_entry(card, &arp_entry);
  4694. break;
  4695. case SIOC_QETH_ARP_FLUSH_CACHE:
  4696. if ( !capable(CAP_NET_ADMIN) ||
  4697. (card->options.layer2) ) {
  4698. rc = -EPERM;
  4699. break;
  4700. }
  4701. rc = qeth_arp_flush_cache(card);
  4702. break;
  4703. case SIOC_QETH_ADP_SET_SNMP_CONTROL:
  4704. rc = qeth_snmp_command(card, rq->ifr_ifru.ifru_data);
  4705. break;
  4706. case SIOC_QETH_GET_CARD_TYPE:
  4707. if ((card->info.type == QETH_CARD_TYPE_OSAE) &&
  4708. !card->info.guestlan)
  4709. return 1;
  4710. return 0;
  4711. break;
  4712. case SIOCGMIIPHY:
  4713. mii_data = if_mii(rq);
  4714. mii_data->phy_id = 0;
  4715. break;
  4716. case SIOCGMIIREG:
  4717. mii_data = if_mii(rq);
  4718. if (mii_data->phy_id != 0)
  4719. rc = -EINVAL;
  4720. else
  4721. mii_data->val_out = qeth_mdio_read(dev,mii_data->phy_id,
  4722. mii_data->reg_num);
  4723. break;
  4724. case SIOCSMIIREG:
  4725. rc = -EOPNOTSUPP;
  4726. break;
  4727. /* TODO: remove return if qeth_mdio_write does something */
  4728. if (!capable(CAP_NET_ADMIN)){
  4729. rc = -EPERM;
  4730. break;
  4731. }
  4732. mii_data = if_mii(rq);
  4733. if (mii_data->phy_id != 0)
  4734. rc = -EINVAL;
  4735. else
  4736. qeth_mdio_write(dev, mii_data->phy_id, mii_data->reg_num,
  4737. mii_data->val_in);
  4738. break;
  4739. default:
  4740. rc = -EOPNOTSUPP;
  4741. }
  4742. if (rc)
  4743. QETH_DBF_TEXT_(trace, 2, "ioce%d", rc);
  4744. return rc;
  4745. }
  4746. static struct net_device_stats *
  4747. qeth_get_stats(struct net_device *dev)
  4748. {
  4749. struct qeth_card *card;
  4750. card = (struct qeth_card *) (dev->priv);
  4751. QETH_DBF_TEXT(trace,5,"getstat");
  4752. return &card->stats;
  4753. }
  4754. static int
  4755. qeth_change_mtu(struct net_device *dev, int new_mtu)
  4756. {
  4757. struct qeth_card *card;
  4758. char dbf_text[15];
  4759. card = (struct qeth_card *) (dev->priv);
  4760. QETH_DBF_TEXT(trace,4,"chgmtu");
  4761. sprintf(dbf_text, "%8x", new_mtu);
  4762. QETH_DBF_TEXT(trace,4,dbf_text);
  4763. if (new_mtu < 64)
  4764. return -EINVAL;
  4765. if (new_mtu > 65535)
  4766. return -EINVAL;
  4767. if ((!qeth_is_supported(card,IPA_IP_FRAGMENTATION)) &&
  4768. (!qeth_mtu_is_valid(card, new_mtu)))
  4769. return -EINVAL;
  4770. dev->mtu = new_mtu;
  4771. return 0;
  4772. }
  4773. #ifdef CONFIG_QETH_VLAN
  4774. static void
  4775. qeth_vlan_rx_register(struct net_device *dev, struct vlan_group *grp)
  4776. {
  4777. struct qeth_card *card;
  4778. unsigned long flags;
  4779. QETH_DBF_TEXT(trace,4,"vlanreg");
  4780. card = (struct qeth_card *) dev->priv;
  4781. spin_lock_irqsave(&card->vlanlock, flags);
  4782. card->vlangrp = grp;
  4783. spin_unlock_irqrestore(&card->vlanlock, flags);
  4784. }
  4785. static inline void
  4786. qeth_free_vlan_buffer(struct qeth_card *card, struct qeth_qdio_out_buffer *buf,
  4787. unsigned short vid)
  4788. {
  4789. int i;
  4790. struct sk_buff *skb;
  4791. struct sk_buff_head tmp_list;
  4792. skb_queue_head_init(&tmp_list);
  4793. for(i = 0; i < QETH_MAX_BUFFER_ELEMENTS(card); ++i){
  4794. while ((skb = skb_dequeue(&buf->skb_list))){
  4795. if (vlan_tx_tag_present(skb) &&
  4796. (vlan_tx_tag_get(skb) == vid)) {
  4797. atomic_dec(&skb->users);
  4798. dev_kfree_skb(skb);
  4799. } else
  4800. skb_queue_tail(&tmp_list, skb);
  4801. }
  4802. }
  4803. while ((skb = skb_dequeue(&tmp_list)))
  4804. skb_queue_tail(&buf->skb_list, skb);
  4805. }
  4806. static void
  4807. qeth_free_vlan_skbs(struct qeth_card *card, unsigned short vid)
  4808. {
  4809. int i, j;
  4810. QETH_DBF_TEXT(trace, 4, "frvlskbs");
  4811. for (i = 0; i < card->qdio.no_out_queues; ++i){
  4812. for (j = 0; j < QDIO_MAX_BUFFERS_PER_Q; ++j)
  4813. qeth_free_vlan_buffer(card, &card->qdio.
  4814. out_qs[i]->bufs[j], vid);
  4815. }
  4816. }
  4817. static void
  4818. qeth_free_vlan_addresses4(struct qeth_card *card, unsigned short vid)
  4819. {
  4820. struct in_device *in_dev;
  4821. struct in_ifaddr *ifa;
  4822. struct qeth_ipaddr *addr;
  4823. QETH_DBF_TEXT(trace, 4, "frvaddr4");
  4824. rcu_read_lock();
  4825. in_dev = __in_dev_get_rcu(card->vlangrp->vlan_devices[vid]);
  4826. if (!in_dev)
  4827. goto out;
  4828. for (ifa = in_dev->ifa_list; ifa; ifa = ifa->ifa_next) {
  4829. addr = qeth_get_addr_buffer(QETH_PROT_IPV4);
  4830. if (addr){
  4831. addr->u.a4.addr = ifa->ifa_address;
  4832. addr->u.a4.mask = ifa->ifa_mask;
  4833. addr->type = QETH_IP_TYPE_NORMAL;
  4834. if (!qeth_delete_ip(card, addr))
  4835. kfree(addr);
  4836. }
  4837. }
  4838. out:
  4839. rcu_read_unlock();
  4840. }
  4841. static void
  4842. qeth_free_vlan_addresses6(struct qeth_card *card, unsigned short vid)
  4843. {
  4844. #ifdef CONFIG_QETH_IPV6
  4845. struct inet6_dev *in6_dev;
  4846. struct inet6_ifaddr *ifa;
  4847. struct qeth_ipaddr *addr;
  4848. QETH_DBF_TEXT(trace, 4, "frvaddr6");
  4849. in6_dev = in6_dev_get(card->vlangrp->vlan_devices[vid]);
  4850. if (!in6_dev)
  4851. return;
  4852. for (ifa = in6_dev->addr_list; ifa; ifa = ifa->lst_next){
  4853. addr = qeth_get_addr_buffer(QETH_PROT_IPV6);
  4854. if (addr){
  4855. memcpy(&addr->u.a6.addr, &ifa->addr,
  4856. sizeof(struct in6_addr));
  4857. addr->u.a6.pfxlen = ifa->prefix_len;
  4858. addr->type = QETH_IP_TYPE_NORMAL;
  4859. if (!qeth_delete_ip(card, addr))
  4860. kfree(addr);
  4861. }
  4862. }
  4863. in6_dev_put(in6_dev);
  4864. #endif /* CONFIG_QETH_IPV6 */
  4865. }
  4866. static void
  4867. qeth_free_vlan_addresses(struct qeth_card *card, unsigned short vid)
  4868. {
  4869. if (card->options.layer2 || !card->vlangrp)
  4870. return;
  4871. qeth_free_vlan_addresses4(card, vid);
  4872. qeth_free_vlan_addresses6(card, vid);
  4873. }
  4874. static int
  4875. qeth_layer2_send_setdelvlan_cb(struct qeth_card *card,
  4876. struct qeth_reply *reply,
  4877. unsigned long data)
  4878. {
  4879. struct qeth_ipa_cmd *cmd;
  4880. QETH_DBF_TEXT(trace, 2, "L2sdvcb");
  4881. cmd = (struct qeth_ipa_cmd *) data;
  4882. if (cmd->hdr.return_code) {
  4883. PRINT_ERR("Error in processing VLAN %i on %s: 0x%x. "
  4884. "Continuing\n",cmd->data.setdelvlan.vlan_id,
  4885. QETH_CARD_IFNAME(card), cmd->hdr.return_code);
  4886. QETH_DBF_TEXT_(trace, 2, "L2VL%4x", cmd->hdr.command);
  4887. QETH_DBF_TEXT_(trace, 2, "L2%s", CARD_BUS_ID(card));
  4888. QETH_DBF_TEXT_(trace, 2, "err%d", cmd->hdr.return_code);
  4889. }
  4890. return 0;
  4891. }
  4892. static int
  4893. qeth_layer2_send_setdelvlan(struct qeth_card *card, __u16 i,
  4894. enum qeth_ipa_cmds ipacmd)
  4895. {
  4896. struct qeth_ipa_cmd *cmd;
  4897. struct qeth_cmd_buffer *iob;
  4898. QETH_DBF_TEXT_(trace, 4, "L2sdv%x",ipacmd);
  4899. iob = qeth_get_ipacmd_buffer(card, ipacmd, QETH_PROT_IPV4);
  4900. cmd = (struct qeth_ipa_cmd *)(iob->data+IPA_PDU_HEADER_SIZE);
  4901. cmd->data.setdelvlan.vlan_id = i;
  4902. return qeth_send_ipa_cmd(card, iob,
  4903. qeth_layer2_send_setdelvlan_cb, NULL);
  4904. }
  4905. static void
  4906. qeth_layer2_process_vlans(struct qeth_card *card, int clear)
  4907. {
  4908. unsigned short i;
  4909. QETH_DBF_TEXT(trace, 3, "L2prcvln");
  4910. if (!card->vlangrp)
  4911. return;
  4912. for (i = 0; i < VLAN_GROUP_ARRAY_LEN; i++) {
  4913. if (card->vlangrp->vlan_devices[i] == NULL)
  4914. continue;
  4915. if (clear)
  4916. qeth_layer2_send_setdelvlan(card, i, IPA_CMD_DELVLAN);
  4917. else
  4918. qeth_layer2_send_setdelvlan(card, i, IPA_CMD_SETVLAN);
  4919. }
  4920. }
  4921. /*add_vid is layer 2 used only ....*/
  4922. static void
  4923. qeth_vlan_rx_add_vid(struct net_device *dev, unsigned short vid)
  4924. {
  4925. struct qeth_card *card;
  4926. QETH_DBF_TEXT_(trace, 4, "aid:%d", vid);
  4927. card = (struct qeth_card *) dev->priv;
  4928. if (!card->options.layer2)
  4929. return;
  4930. qeth_layer2_send_setdelvlan(card, vid, IPA_CMD_SETVLAN);
  4931. }
  4932. /*... kill_vid used for both modes*/
  4933. static void
  4934. qeth_vlan_rx_kill_vid(struct net_device *dev, unsigned short vid)
  4935. {
  4936. struct qeth_card *card;
  4937. unsigned long flags;
  4938. QETH_DBF_TEXT_(trace, 4, "kid:%d", vid);
  4939. card = (struct qeth_card *) dev->priv;
  4940. /* free all skbs for the vlan device */
  4941. qeth_free_vlan_skbs(card, vid);
  4942. spin_lock_irqsave(&card->vlanlock, flags);
  4943. /* unregister IP addresses of vlan device */
  4944. qeth_free_vlan_addresses(card, vid);
  4945. if (card->vlangrp)
  4946. card->vlangrp->vlan_devices[vid] = NULL;
  4947. spin_unlock_irqrestore(&card->vlanlock, flags);
  4948. if (card->options.layer2)
  4949. qeth_layer2_send_setdelvlan(card, vid, IPA_CMD_DELVLAN);
  4950. qeth_set_multicast_list(card->dev);
  4951. }
  4952. #endif
  4953. /**
  4954. * set multicast address on card
  4955. */
  4956. static void
  4957. qeth_set_multicast_list(struct net_device *dev)
  4958. {
  4959. struct qeth_card *card = (struct qeth_card *) dev->priv;
  4960. if (card->info.type == QETH_CARD_TYPE_OSN)
  4961. return ;
  4962. QETH_DBF_TEXT(trace,3,"setmulti");
  4963. qeth_delete_mc_addresses(card);
  4964. if (card->options.layer2) {
  4965. qeth_layer2_add_multicast(card);
  4966. goto out;
  4967. }
  4968. qeth_add_multicast_ipv4(card);
  4969. #ifdef CONFIG_QETH_IPV6
  4970. qeth_add_multicast_ipv6(card);
  4971. #endif
  4972. out:
  4973. if (qeth_set_thread_start_bit(card, QETH_SET_IP_THREAD) == 0)
  4974. schedule_work(&card->kernel_thread_starter);
  4975. }
  4976. static int
  4977. qeth_neigh_setup(struct net_device *dev, struct neigh_parms *np)
  4978. {
  4979. return 0;
  4980. }
  4981. static void
  4982. qeth_get_mac_for_ipm(__u32 ipm, char *mac, struct net_device *dev)
  4983. {
  4984. if (dev->type == ARPHRD_IEEE802_TR)
  4985. ip_tr_mc_map(ipm, mac);
  4986. else
  4987. ip_eth_mc_map(ipm, mac);
  4988. }
  4989. static struct qeth_ipaddr *
  4990. qeth_get_addr_buffer(enum qeth_prot_versions prot)
  4991. {
  4992. struct qeth_ipaddr *addr;
  4993. addr = kmalloc(sizeof(struct qeth_ipaddr), GFP_ATOMIC);
  4994. if (addr == NULL) {
  4995. PRINT_WARN("Not enough memory to add address\n");
  4996. return NULL;
  4997. }
  4998. memset(addr,0,sizeof(struct qeth_ipaddr));
  4999. addr->type = QETH_IP_TYPE_NORMAL;
  5000. addr->proto = prot;
  5001. return addr;
  5002. }
  5003. int
  5004. qeth_osn_assist(struct net_device *dev,
  5005. void *data,
  5006. int data_len)
  5007. {
  5008. struct qeth_cmd_buffer *iob;
  5009. struct qeth_card *card;
  5010. int rc;
  5011. QETH_DBF_TEXT(trace, 2, "osnsdmc");
  5012. if (!dev)
  5013. return -ENODEV;
  5014. card = (struct qeth_card *)dev->priv;
  5015. if (!card)
  5016. return -ENODEV;
  5017. if ((card->state != CARD_STATE_UP) &&
  5018. (card->state != CARD_STATE_SOFTSETUP))
  5019. return -ENODEV;
  5020. iob = qeth_wait_for_buffer(&card->write);
  5021. memcpy(iob->data+IPA_PDU_HEADER_SIZE, data, data_len);
  5022. rc = qeth_osn_send_ipa_cmd(card, iob, data_len);
  5023. return rc;
  5024. }
  5025. static struct net_device *
  5026. qeth_netdev_by_devno(unsigned char *read_dev_no)
  5027. {
  5028. struct qeth_card *card;
  5029. struct net_device *ndev;
  5030. unsigned char *readno;
  5031. __u16 temp_dev_no, card_dev_no;
  5032. char *endp;
  5033. unsigned long flags;
  5034. ndev = NULL;
  5035. memcpy(&temp_dev_no, read_dev_no, 2);
  5036. read_lock_irqsave(&qeth_card_list.rwlock, flags);
  5037. list_for_each_entry(card, &qeth_card_list.list, list) {
  5038. readno = CARD_RDEV_ID(card);
  5039. readno += (strlen(readno) - 4);
  5040. card_dev_no = simple_strtoul(readno, &endp, 16);
  5041. if (card_dev_no == temp_dev_no) {
  5042. ndev = card->dev;
  5043. break;
  5044. }
  5045. }
  5046. read_unlock_irqrestore(&qeth_card_list.rwlock, flags);
  5047. return ndev;
  5048. }
  5049. int
  5050. qeth_osn_register(unsigned char *read_dev_no,
  5051. struct net_device **dev,
  5052. int (*assist_cb)(struct net_device *, void *),
  5053. int (*data_cb)(struct sk_buff *))
  5054. {
  5055. struct qeth_card * card;
  5056. QETH_DBF_TEXT(trace, 2, "osnreg");
  5057. *dev = qeth_netdev_by_devno(read_dev_no);
  5058. if (*dev == NULL)
  5059. return -ENODEV;
  5060. card = (struct qeth_card *)(*dev)->priv;
  5061. if (!card)
  5062. return -ENODEV;
  5063. if ((assist_cb == NULL) || (data_cb == NULL))
  5064. return -EINVAL;
  5065. card->osn_info.assist_cb = assist_cb;
  5066. card->osn_info.data_cb = data_cb;
  5067. return 0;
  5068. }
  5069. void
  5070. qeth_osn_deregister(struct net_device * dev)
  5071. {
  5072. struct qeth_card *card;
  5073. QETH_DBF_TEXT(trace, 2, "osndereg");
  5074. if (!dev)
  5075. return;
  5076. card = (struct qeth_card *)dev->priv;
  5077. if (!card)
  5078. return;
  5079. card->osn_info.assist_cb = NULL;
  5080. card->osn_info.data_cb = NULL;
  5081. return;
  5082. }
  5083. static void
  5084. qeth_delete_mc_addresses(struct qeth_card *card)
  5085. {
  5086. struct qeth_ipaddr *iptodo;
  5087. unsigned long flags;
  5088. QETH_DBF_TEXT(trace,4,"delmc");
  5089. iptodo = qeth_get_addr_buffer(QETH_PROT_IPV4);
  5090. if (!iptodo) {
  5091. QETH_DBF_TEXT(trace, 2, "dmcnomem");
  5092. return;
  5093. }
  5094. iptodo->type = QETH_IP_TYPE_DEL_ALL_MC;
  5095. spin_lock_irqsave(&card->ip_lock, flags);
  5096. if (!__qeth_insert_ip_todo(card, iptodo, 0))
  5097. kfree(iptodo);
  5098. spin_unlock_irqrestore(&card->ip_lock, flags);
  5099. }
  5100. static inline void
  5101. qeth_add_mc(struct qeth_card *card, struct in_device *in4_dev)
  5102. {
  5103. struct qeth_ipaddr *ipm;
  5104. struct ip_mc_list *im4;
  5105. char buf[MAX_ADDR_LEN];
  5106. QETH_DBF_TEXT(trace,4,"addmc");
  5107. for (im4 = in4_dev->mc_list; im4; im4 = im4->next) {
  5108. qeth_get_mac_for_ipm(im4->multiaddr, buf, in4_dev->dev);
  5109. ipm = qeth_get_addr_buffer(QETH_PROT_IPV4);
  5110. if (!ipm)
  5111. continue;
  5112. ipm->u.a4.addr = im4->multiaddr;
  5113. memcpy(ipm->mac,buf,OSA_ADDR_LEN);
  5114. ipm->is_multicast = 1;
  5115. if (!qeth_add_ip(card,ipm))
  5116. kfree(ipm);
  5117. }
  5118. }
  5119. static inline void
  5120. qeth_add_vlan_mc(struct qeth_card *card)
  5121. {
  5122. #ifdef CONFIG_QETH_VLAN
  5123. struct in_device *in_dev;
  5124. struct vlan_group *vg;
  5125. int i;
  5126. QETH_DBF_TEXT(trace,4,"addmcvl");
  5127. if ( ((card->options.layer2 == 0) &&
  5128. (!qeth_is_supported(card,IPA_FULL_VLAN))) ||
  5129. (card->vlangrp == NULL) )
  5130. return ;
  5131. vg = card->vlangrp;
  5132. for (i = 0; i < VLAN_GROUP_ARRAY_LEN; i++) {
  5133. if (vg->vlan_devices[i] == NULL ||
  5134. !(vg->vlan_devices[i]->flags & IFF_UP))
  5135. continue;
  5136. in_dev = in_dev_get(vg->vlan_devices[i]);
  5137. if (!in_dev)
  5138. continue;
  5139. read_lock(&in_dev->mc_list_lock);
  5140. qeth_add_mc(card,in_dev);
  5141. read_unlock(&in_dev->mc_list_lock);
  5142. in_dev_put(in_dev);
  5143. }
  5144. #endif
  5145. }
  5146. static void
  5147. qeth_add_multicast_ipv4(struct qeth_card *card)
  5148. {
  5149. struct in_device *in4_dev;
  5150. QETH_DBF_TEXT(trace,4,"chkmcv4");
  5151. in4_dev = in_dev_get(card->dev);
  5152. if (in4_dev == NULL)
  5153. return;
  5154. read_lock(&in4_dev->mc_list_lock);
  5155. qeth_add_mc(card, in4_dev);
  5156. qeth_add_vlan_mc(card);
  5157. read_unlock(&in4_dev->mc_list_lock);
  5158. in_dev_put(in4_dev);
  5159. }
  5160. static void
  5161. qeth_layer2_add_multicast(struct qeth_card *card)
  5162. {
  5163. struct qeth_ipaddr *ipm;
  5164. struct dev_mc_list *dm;
  5165. QETH_DBF_TEXT(trace,4,"L2addmc");
  5166. for (dm = card->dev->mc_list; dm; dm = dm->next) {
  5167. ipm = qeth_get_addr_buffer(QETH_PROT_IPV4);
  5168. if (!ipm)
  5169. continue;
  5170. memcpy(ipm->mac,dm->dmi_addr,MAX_ADDR_LEN);
  5171. ipm->is_multicast = 1;
  5172. if (!qeth_add_ip(card, ipm))
  5173. kfree(ipm);
  5174. }
  5175. }
  5176. #ifdef CONFIG_QETH_IPV6
  5177. static inline void
  5178. qeth_add_mc6(struct qeth_card *card, struct inet6_dev *in6_dev)
  5179. {
  5180. struct qeth_ipaddr *ipm;
  5181. struct ifmcaddr6 *im6;
  5182. char buf[MAX_ADDR_LEN];
  5183. QETH_DBF_TEXT(trace,4,"addmc6");
  5184. for (im6 = in6_dev->mc_list; im6 != NULL; im6 = im6->next) {
  5185. ndisc_mc_map(&im6->mca_addr, buf, in6_dev->dev, 0);
  5186. ipm = qeth_get_addr_buffer(QETH_PROT_IPV6);
  5187. if (!ipm)
  5188. continue;
  5189. ipm->is_multicast = 1;
  5190. memcpy(ipm->mac,buf,OSA_ADDR_LEN);
  5191. memcpy(&ipm->u.a6.addr,&im6->mca_addr.s6_addr,
  5192. sizeof(struct in6_addr));
  5193. if (!qeth_add_ip(card,ipm))
  5194. kfree(ipm);
  5195. }
  5196. }
  5197. static inline void
  5198. qeth_add_vlan_mc6(struct qeth_card *card)
  5199. {
  5200. #ifdef CONFIG_QETH_VLAN
  5201. struct inet6_dev *in_dev;
  5202. struct vlan_group *vg;
  5203. int i;
  5204. QETH_DBF_TEXT(trace,4,"admc6vl");
  5205. if ( ((card->options.layer2 == 0) &&
  5206. (!qeth_is_supported(card,IPA_FULL_VLAN))) ||
  5207. (card->vlangrp == NULL))
  5208. return ;
  5209. vg = card->vlangrp;
  5210. for (i = 0; i < VLAN_GROUP_ARRAY_LEN; i++) {
  5211. if (vg->vlan_devices[i] == NULL ||
  5212. !(vg->vlan_devices[i]->flags & IFF_UP))
  5213. continue;
  5214. in_dev = in6_dev_get(vg->vlan_devices[i]);
  5215. if (!in_dev)
  5216. continue;
  5217. read_lock(&in_dev->lock);
  5218. qeth_add_mc6(card,in_dev);
  5219. read_unlock(&in_dev->lock);
  5220. in6_dev_put(in_dev);
  5221. }
  5222. #endif /* CONFIG_QETH_VLAN */
  5223. }
  5224. static void
  5225. qeth_add_multicast_ipv6(struct qeth_card *card)
  5226. {
  5227. struct inet6_dev *in6_dev;
  5228. QETH_DBF_TEXT(trace,4,"chkmcv6");
  5229. if ((card->options.layer2 == 0) &&
  5230. (!qeth_is_supported(card, IPA_IPV6)) )
  5231. return ;
  5232. in6_dev = in6_dev_get(card->dev);
  5233. if (in6_dev == NULL)
  5234. return;
  5235. read_lock(&in6_dev->lock);
  5236. qeth_add_mc6(card, in6_dev);
  5237. qeth_add_vlan_mc6(card);
  5238. read_unlock(&in6_dev->lock);
  5239. in6_dev_put(in6_dev);
  5240. }
  5241. #endif /* CONFIG_QETH_IPV6 */
  5242. static int
  5243. qeth_layer2_send_setdelmac(struct qeth_card *card, __u8 *mac,
  5244. enum qeth_ipa_cmds ipacmd,
  5245. int (*reply_cb) (struct qeth_card *,
  5246. struct qeth_reply*,
  5247. unsigned long))
  5248. {
  5249. struct qeth_ipa_cmd *cmd;
  5250. struct qeth_cmd_buffer *iob;
  5251. QETH_DBF_TEXT(trace, 2, "L2sdmac");
  5252. iob = qeth_get_ipacmd_buffer(card, ipacmd, QETH_PROT_IPV4);
  5253. cmd = (struct qeth_ipa_cmd *)(iob->data+IPA_PDU_HEADER_SIZE);
  5254. cmd->data.setdelmac.mac_length = OSA_ADDR_LEN;
  5255. memcpy(&cmd->data.setdelmac.mac, mac, OSA_ADDR_LEN);
  5256. return qeth_send_ipa_cmd(card, iob, reply_cb, NULL);
  5257. }
  5258. static int
  5259. qeth_layer2_send_setgroupmac_cb(struct qeth_card *card,
  5260. struct qeth_reply *reply,
  5261. unsigned long data)
  5262. {
  5263. struct qeth_ipa_cmd *cmd;
  5264. __u8 *mac;
  5265. QETH_DBF_TEXT(trace, 2, "L2Sgmacb");
  5266. cmd = (struct qeth_ipa_cmd *) data;
  5267. mac = &cmd->data.setdelmac.mac[0];
  5268. /* MAC already registered, needed in couple/uncouple case */
  5269. if (cmd->hdr.return_code == 0x2005) {
  5270. PRINT_WARN("Group MAC %02x:%02x:%02x:%02x:%02x:%02x " \
  5271. "already existing on %s \n",
  5272. mac[0], mac[1], mac[2], mac[3], mac[4], mac[5],
  5273. QETH_CARD_IFNAME(card));
  5274. cmd->hdr.return_code = 0;
  5275. }
  5276. if (cmd->hdr.return_code)
  5277. PRINT_ERR("Could not set group MAC " \
  5278. "%02x:%02x:%02x:%02x:%02x:%02x on %s: %x\n",
  5279. mac[0], mac[1], mac[2], mac[3], mac[4], mac[5],
  5280. QETH_CARD_IFNAME(card),cmd->hdr.return_code);
  5281. return 0;
  5282. }
  5283. static int
  5284. qeth_layer2_send_setgroupmac(struct qeth_card *card, __u8 *mac)
  5285. {
  5286. QETH_DBF_TEXT(trace, 2, "L2Sgmac");
  5287. return qeth_layer2_send_setdelmac(card, mac, IPA_CMD_SETGMAC,
  5288. qeth_layer2_send_setgroupmac_cb);
  5289. }
  5290. static int
  5291. qeth_layer2_send_delgroupmac_cb(struct qeth_card *card,
  5292. struct qeth_reply *reply,
  5293. unsigned long data)
  5294. {
  5295. struct qeth_ipa_cmd *cmd;
  5296. __u8 *mac;
  5297. QETH_DBF_TEXT(trace, 2, "L2Dgmacb");
  5298. cmd = (struct qeth_ipa_cmd *) data;
  5299. mac = &cmd->data.setdelmac.mac[0];
  5300. if (cmd->hdr.return_code)
  5301. PRINT_ERR("Could not delete group MAC " \
  5302. "%02x:%02x:%02x:%02x:%02x:%02x on %s: %x\n",
  5303. mac[0], mac[1], mac[2], mac[3], mac[4], mac[5],
  5304. QETH_CARD_IFNAME(card), cmd->hdr.return_code);
  5305. return 0;
  5306. }
  5307. static int
  5308. qeth_layer2_send_delgroupmac(struct qeth_card *card, __u8 *mac)
  5309. {
  5310. QETH_DBF_TEXT(trace, 2, "L2Dgmac");
  5311. return qeth_layer2_send_setdelmac(card, mac, IPA_CMD_DELGMAC,
  5312. qeth_layer2_send_delgroupmac_cb);
  5313. }
  5314. static int
  5315. qeth_layer2_send_setmac_cb(struct qeth_card *card,
  5316. struct qeth_reply *reply,
  5317. unsigned long data)
  5318. {
  5319. struct qeth_ipa_cmd *cmd;
  5320. QETH_DBF_TEXT(trace, 2, "L2Smaccb");
  5321. cmd = (struct qeth_ipa_cmd *) data;
  5322. if (cmd->hdr.return_code) {
  5323. QETH_DBF_TEXT_(trace, 2, "L2er%x", cmd->hdr.return_code);
  5324. PRINT_WARN("Error in registering MAC address on " \
  5325. "device %s: x%x\n", CARD_BUS_ID(card),
  5326. cmd->hdr.return_code);
  5327. card->info.layer2_mac_registered = 0;
  5328. cmd->hdr.return_code = -EIO;
  5329. } else {
  5330. card->info.layer2_mac_registered = 1;
  5331. memcpy(card->dev->dev_addr,cmd->data.setdelmac.mac,
  5332. OSA_ADDR_LEN);
  5333. PRINT_INFO("MAC address %2.2x:%2.2x:%2.2x:%2.2x:%2.2x:%2.2x "
  5334. "successfully registered on device %s\n",
  5335. card->dev->dev_addr[0], card->dev->dev_addr[1],
  5336. card->dev->dev_addr[2], card->dev->dev_addr[3],
  5337. card->dev->dev_addr[4], card->dev->dev_addr[5],
  5338. card->dev->name);
  5339. }
  5340. return 0;
  5341. }
  5342. static int
  5343. qeth_layer2_send_setmac(struct qeth_card *card, __u8 *mac)
  5344. {
  5345. QETH_DBF_TEXT(trace, 2, "L2Setmac");
  5346. return qeth_layer2_send_setdelmac(card, mac, IPA_CMD_SETVMAC,
  5347. qeth_layer2_send_setmac_cb);
  5348. }
  5349. static int
  5350. qeth_layer2_send_delmac_cb(struct qeth_card *card,
  5351. struct qeth_reply *reply,
  5352. unsigned long data)
  5353. {
  5354. struct qeth_ipa_cmd *cmd;
  5355. QETH_DBF_TEXT(trace, 2, "L2Dmaccb");
  5356. cmd = (struct qeth_ipa_cmd *) data;
  5357. if (cmd->hdr.return_code) {
  5358. PRINT_WARN("Error in deregistering MAC address on " \
  5359. "device %s: x%x\n", CARD_BUS_ID(card),
  5360. cmd->hdr.return_code);
  5361. QETH_DBF_TEXT_(trace, 2, "err%d", cmd->hdr.return_code);
  5362. cmd->hdr.return_code = -EIO;
  5363. return 0;
  5364. }
  5365. card->info.layer2_mac_registered = 0;
  5366. return 0;
  5367. }
  5368. static int
  5369. qeth_layer2_send_delmac(struct qeth_card *card, __u8 *mac)
  5370. {
  5371. QETH_DBF_TEXT(trace, 2, "L2Delmac");
  5372. if (!card->info.layer2_mac_registered)
  5373. return 0;
  5374. return qeth_layer2_send_setdelmac(card, mac, IPA_CMD_DELVMAC,
  5375. qeth_layer2_send_delmac_cb);
  5376. }
  5377. static int
  5378. qeth_layer2_set_mac_address(struct net_device *dev, void *p)
  5379. {
  5380. struct sockaddr *addr = p;
  5381. struct qeth_card *card;
  5382. int rc = 0;
  5383. QETH_DBF_TEXT(trace, 3, "setmac");
  5384. if (qeth_verify_dev(dev) != QETH_REAL_CARD) {
  5385. QETH_DBF_TEXT(trace, 3, "setmcINV");
  5386. return -EOPNOTSUPP;
  5387. }
  5388. card = (struct qeth_card *) dev->priv;
  5389. if (!card->options.layer2) {
  5390. PRINT_WARN("Setting MAC address on %s is not supported"
  5391. "in Layer 3 mode.\n", dev->name);
  5392. QETH_DBF_TEXT(trace, 3, "setmcLY3");
  5393. return -EOPNOTSUPP;
  5394. }
  5395. if (card->info.type == QETH_CARD_TYPE_OSN) {
  5396. PRINT_WARN("Setting MAC address on %s is not supported.\n",
  5397. dev->name);
  5398. QETH_DBF_TEXT(trace, 3, "setmcOSN");
  5399. return -EOPNOTSUPP;
  5400. }
  5401. QETH_DBF_TEXT_(trace, 3, "%s", CARD_BUS_ID(card));
  5402. QETH_DBF_HEX(trace, 3, addr->sa_data, OSA_ADDR_LEN);
  5403. rc = qeth_layer2_send_delmac(card, &card->dev->dev_addr[0]);
  5404. if (!rc)
  5405. rc = qeth_layer2_send_setmac(card, addr->sa_data);
  5406. return rc;
  5407. }
  5408. static void
  5409. qeth_fill_ipacmd_header(struct qeth_card *card, struct qeth_ipa_cmd *cmd,
  5410. __u8 command, enum qeth_prot_versions prot)
  5411. {
  5412. memset(cmd, 0, sizeof (struct qeth_ipa_cmd));
  5413. cmd->hdr.command = command;
  5414. cmd->hdr.initiator = IPA_CMD_INITIATOR_HOST;
  5415. cmd->hdr.seqno = card->seqno.ipa;
  5416. cmd->hdr.adapter_type = qeth_get_ipa_adp_type(card->info.link_type);
  5417. cmd->hdr.rel_adapter_no = (__u8) card->info.portno;
  5418. if (card->options.layer2)
  5419. cmd->hdr.prim_version_no = 2;
  5420. else
  5421. cmd->hdr.prim_version_no = 1;
  5422. cmd->hdr.param_count = 1;
  5423. cmd->hdr.prot_version = prot;
  5424. cmd->hdr.ipa_supported = 0;
  5425. cmd->hdr.ipa_enabled = 0;
  5426. }
  5427. static struct qeth_cmd_buffer *
  5428. qeth_get_ipacmd_buffer(struct qeth_card *card, enum qeth_ipa_cmds ipacmd,
  5429. enum qeth_prot_versions prot)
  5430. {
  5431. struct qeth_cmd_buffer *iob;
  5432. struct qeth_ipa_cmd *cmd;
  5433. iob = qeth_wait_for_buffer(&card->write);
  5434. cmd = (struct qeth_ipa_cmd *)(iob->data+IPA_PDU_HEADER_SIZE);
  5435. qeth_fill_ipacmd_header(card, cmd, ipacmd, prot);
  5436. return iob;
  5437. }
  5438. static int
  5439. qeth_send_setdelmc(struct qeth_card *card, struct qeth_ipaddr *addr, int ipacmd)
  5440. {
  5441. int rc;
  5442. struct qeth_cmd_buffer *iob;
  5443. struct qeth_ipa_cmd *cmd;
  5444. QETH_DBF_TEXT(trace,4,"setdelmc");
  5445. iob = qeth_get_ipacmd_buffer(card, ipacmd, addr->proto);
  5446. cmd = (struct qeth_ipa_cmd *)(iob->data+IPA_PDU_HEADER_SIZE);
  5447. memcpy(&cmd->data.setdelipm.mac,addr->mac, OSA_ADDR_LEN);
  5448. if (addr->proto == QETH_PROT_IPV6)
  5449. memcpy(cmd->data.setdelipm.ip6, &addr->u.a6.addr,
  5450. sizeof(struct in6_addr));
  5451. else
  5452. memcpy(&cmd->data.setdelipm.ip4, &addr->u.a4.addr,4);
  5453. rc = qeth_send_ipa_cmd(card, iob, NULL, NULL);
  5454. return rc;
  5455. }
  5456. static inline void
  5457. qeth_fill_netmask(u8 *netmask, unsigned int len)
  5458. {
  5459. int i,j;
  5460. for (i=0;i<16;i++) {
  5461. j=(len)-(i*8);
  5462. if (j >= 8)
  5463. netmask[i] = 0xff;
  5464. else if (j > 0)
  5465. netmask[i] = (u8)(0xFF00>>j);
  5466. else
  5467. netmask[i] = 0;
  5468. }
  5469. }
  5470. static int
  5471. qeth_send_setdelip(struct qeth_card *card, struct qeth_ipaddr *addr,
  5472. int ipacmd, unsigned int flags)
  5473. {
  5474. int rc;
  5475. struct qeth_cmd_buffer *iob;
  5476. struct qeth_ipa_cmd *cmd;
  5477. __u8 netmask[16];
  5478. QETH_DBF_TEXT(trace,4,"setdelip");
  5479. QETH_DBF_TEXT_(trace,4,"flags%02X", flags);
  5480. iob = qeth_get_ipacmd_buffer(card, ipacmd, addr->proto);
  5481. cmd = (struct qeth_ipa_cmd *)(iob->data+IPA_PDU_HEADER_SIZE);
  5482. if (addr->proto == QETH_PROT_IPV6) {
  5483. memcpy(cmd->data.setdelip6.ip_addr, &addr->u.a6.addr,
  5484. sizeof(struct in6_addr));
  5485. qeth_fill_netmask(netmask,addr->u.a6.pfxlen);
  5486. memcpy(cmd->data.setdelip6.mask, netmask,
  5487. sizeof(struct in6_addr));
  5488. cmd->data.setdelip6.flags = flags;
  5489. } else {
  5490. memcpy(cmd->data.setdelip4.ip_addr, &addr->u.a4.addr, 4);
  5491. memcpy(cmd->data.setdelip4.mask, &addr->u.a4.mask, 4);
  5492. cmd->data.setdelip4.flags = flags;
  5493. }
  5494. rc = qeth_send_ipa_cmd(card, iob, NULL, NULL);
  5495. return rc;
  5496. }
  5497. static int
  5498. qeth_layer2_register_addr_entry(struct qeth_card *card,
  5499. struct qeth_ipaddr *addr)
  5500. {
  5501. if (!addr->is_multicast)
  5502. return 0;
  5503. QETH_DBF_TEXT(trace, 2, "setgmac");
  5504. QETH_DBF_HEX(trace,3,&addr->mac[0],OSA_ADDR_LEN);
  5505. return qeth_layer2_send_setgroupmac(card, &addr->mac[0]);
  5506. }
  5507. static int
  5508. qeth_layer2_deregister_addr_entry(struct qeth_card *card,
  5509. struct qeth_ipaddr *addr)
  5510. {
  5511. if (!addr->is_multicast)
  5512. return 0;
  5513. QETH_DBF_TEXT(trace, 2, "delgmac");
  5514. QETH_DBF_HEX(trace,3,&addr->mac[0],OSA_ADDR_LEN);
  5515. return qeth_layer2_send_delgroupmac(card, &addr->mac[0]);
  5516. }
  5517. static int
  5518. qeth_layer3_register_addr_entry(struct qeth_card *card,
  5519. struct qeth_ipaddr *addr)
  5520. {
  5521. char buf[50];
  5522. int rc;
  5523. int cnt = 3;
  5524. if (addr->proto == QETH_PROT_IPV4) {
  5525. QETH_DBF_TEXT(trace, 2,"setaddr4");
  5526. QETH_DBF_HEX(trace, 3, &addr->u.a4.addr, sizeof(int));
  5527. } else if (addr->proto == QETH_PROT_IPV6) {
  5528. QETH_DBF_TEXT(trace, 2, "setaddr6");
  5529. QETH_DBF_HEX(trace,3,&addr->u.a6.addr,8);
  5530. QETH_DBF_HEX(trace,3,((char *)&addr->u.a6.addr)+8,8);
  5531. } else {
  5532. QETH_DBF_TEXT(trace, 2, "setaddr?");
  5533. QETH_DBF_HEX(trace, 3, addr, sizeof(struct qeth_ipaddr));
  5534. }
  5535. do {
  5536. if (addr->is_multicast)
  5537. rc = qeth_send_setdelmc(card, addr, IPA_CMD_SETIPM);
  5538. else
  5539. rc = qeth_send_setdelip(card, addr, IPA_CMD_SETIP,
  5540. addr->set_flags);
  5541. if (rc)
  5542. QETH_DBF_TEXT(trace, 2, "failed");
  5543. } while ((--cnt > 0) && rc);
  5544. if (rc){
  5545. QETH_DBF_TEXT(trace, 2, "FAILED");
  5546. qeth_ipaddr_to_string(addr->proto, (u8 *)&addr->u, buf);
  5547. PRINT_WARN("Could not register IP address %s (rc=0x%x/%d)\n",
  5548. buf, rc, rc);
  5549. }
  5550. return rc;
  5551. }
  5552. static int
  5553. qeth_layer3_deregister_addr_entry(struct qeth_card *card,
  5554. struct qeth_ipaddr *addr)
  5555. {
  5556. //char buf[50];
  5557. int rc;
  5558. if (addr->proto == QETH_PROT_IPV4) {
  5559. QETH_DBF_TEXT(trace, 2,"deladdr4");
  5560. QETH_DBF_HEX(trace, 3, &addr->u.a4.addr, sizeof(int));
  5561. } else if (addr->proto == QETH_PROT_IPV6) {
  5562. QETH_DBF_TEXT(trace, 2, "deladdr6");
  5563. QETH_DBF_HEX(trace,3,&addr->u.a6.addr,8);
  5564. QETH_DBF_HEX(trace,3,((char *)&addr->u.a6.addr)+8,8);
  5565. } else {
  5566. QETH_DBF_TEXT(trace, 2, "deladdr?");
  5567. QETH_DBF_HEX(trace, 3, addr, sizeof(struct qeth_ipaddr));
  5568. }
  5569. if (addr->is_multicast)
  5570. rc = qeth_send_setdelmc(card, addr, IPA_CMD_DELIPM);
  5571. else
  5572. rc = qeth_send_setdelip(card, addr, IPA_CMD_DELIP,
  5573. addr->del_flags);
  5574. if (rc) {
  5575. QETH_DBF_TEXT(trace, 2, "failed");
  5576. /* TODO: re-activate this warning as soon as we have a
  5577. * clean mirco code
  5578. qeth_ipaddr_to_string(addr->proto, (u8 *)&addr->u, buf);
  5579. PRINT_WARN("Could not deregister IP address %s (rc=%x)\n",
  5580. buf, rc);
  5581. */
  5582. }
  5583. return rc;
  5584. }
  5585. static int
  5586. qeth_register_addr_entry(struct qeth_card *card, struct qeth_ipaddr *addr)
  5587. {
  5588. if (card->options.layer2)
  5589. return qeth_layer2_register_addr_entry(card, addr);
  5590. return qeth_layer3_register_addr_entry(card, addr);
  5591. }
  5592. static int
  5593. qeth_deregister_addr_entry(struct qeth_card *card, struct qeth_ipaddr *addr)
  5594. {
  5595. if (card->options.layer2)
  5596. return qeth_layer2_deregister_addr_entry(card, addr);
  5597. return qeth_layer3_deregister_addr_entry(card, addr);
  5598. }
  5599. static u32
  5600. qeth_ethtool_get_tx_csum(struct net_device *dev)
  5601. {
  5602. /* We may need to say that we support tx csum offload if
  5603. * we do EDDP or TSO. There are discussions going on to
  5604. * enforce rules in the stack and in ethtool that make
  5605. * SG and TSO depend on HW_CSUM. At the moment there are
  5606. * no such rules....
  5607. * If we say yes here, we have to checksum outbound packets
  5608. * any time. */
  5609. return 0;
  5610. }
  5611. static int
  5612. qeth_ethtool_set_tx_csum(struct net_device *dev, u32 data)
  5613. {
  5614. return -EINVAL;
  5615. }
  5616. static u32
  5617. qeth_ethtool_get_rx_csum(struct net_device *dev)
  5618. {
  5619. struct qeth_card *card = (struct qeth_card *)dev->priv;
  5620. return (card->options.checksum_type == HW_CHECKSUMMING);
  5621. }
  5622. static int
  5623. qeth_ethtool_set_rx_csum(struct net_device *dev, u32 data)
  5624. {
  5625. struct qeth_card *card = (struct qeth_card *)dev->priv;
  5626. if ((card->state != CARD_STATE_DOWN) &&
  5627. (card->state != CARD_STATE_RECOVER))
  5628. return -EPERM;
  5629. if (data)
  5630. card->options.checksum_type = HW_CHECKSUMMING;
  5631. else
  5632. card->options.checksum_type = SW_CHECKSUMMING;
  5633. return 0;
  5634. }
  5635. static u32
  5636. qeth_ethtool_get_sg(struct net_device *dev)
  5637. {
  5638. struct qeth_card *card = (struct qeth_card *)dev->priv;
  5639. return ((card->options.large_send != QETH_LARGE_SEND_NO) &&
  5640. (dev->features & NETIF_F_SG));
  5641. }
  5642. static int
  5643. qeth_ethtool_set_sg(struct net_device *dev, u32 data)
  5644. {
  5645. struct qeth_card *card = (struct qeth_card *)dev->priv;
  5646. if (data) {
  5647. if (card->options.large_send != QETH_LARGE_SEND_NO)
  5648. dev->features |= NETIF_F_SG;
  5649. else {
  5650. dev->features &= ~NETIF_F_SG;
  5651. return -EINVAL;
  5652. }
  5653. } else
  5654. dev->features &= ~NETIF_F_SG;
  5655. return 0;
  5656. }
  5657. static u32
  5658. qeth_ethtool_get_tso(struct net_device *dev)
  5659. {
  5660. struct qeth_card *card = (struct qeth_card *)dev->priv;
  5661. return ((card->options.large_send != QETH_LARGE_SEND_NO) &&
  5662. (dev->features & NETIF_F_TSO));
  5663. }
  5664. static int
  5665. qeth_ethtool_set_tso(struct net_device *dev, u32 data)
  5666. {
  5667. struct qeth_card *card = (struct qeth_card *)dev->priv;
  5668. if (data) {
  5669. if (card->options.large_send != QETH_LARGE_SEND_NO)
  5670. dev->features |= NETIF_F_TSO;
  5671. else {
  5672. dev->features &= ~NETIF_F_TSO;
  5673. return -EINVAL;
  5674. }
  5675. } else
  5676. dev->features &= ~NETIF_F_TSO;
  5677. return 0;
  5678. }
  5679. static struct ethtool_ops qeth_ethtool_ops = {
  5680. .get_tx_csum = qeth_ethtool_get_tx_csum,
  5681. .set_tx_csum = qeth_ethtool_set_tx_csum,
  5682. .get_rx_csum = qeth_ethtool_get_rx_csum,
  5683. .set_rx_csum = qeth_ethtool_set_rx_csum,
  5684. .get_sg = qeth_ethtool_get_sg,
  5685. .set_sg = qeth_ethtool_set_sg,
  5686. .get_tso = qeth_ethtool_get_tso,
  5687. .set_tso = qeth_ethtool_set_tso,
  5688. };
  5689. static int
  5690. qeth_netdev_init(struct net_device *dev)
  5691. {
  5692. struct qeth_card *card;
  5693. card = (struct qeth_card *) dev->priv;
  5694. QETH_DBF_TEXT(trace,3,"initdev");
  5695. dev->tx_timeout = &qeth_tx_timeout;
  5696. dev->watchdog_timeo = QETH_TX_TIMEOUT;
  5697. dev->open = qeth_open;
  5698. dev->stop = qeth_stop;
  5699. dev->hard_start_xmit = qeth_hard_start_xmit;
  5700. dev->do_ioctl = qeth_do_ioctl;
  5701. dev->get_stats = qeth_get_stats;
  5702. dev->change_mtu = qeth_change_mtu;
  5703. dev->neigh_setup = qeth_neigh_setup;
  5704. dev->set_multicast_list = qeth_set_multicast_list;
  5705. #ifdef CONFIG_QETH_VLAN
  5706. dev->vlan_rx_register = qeth_vlan_rx_register;
  5707. dev->vlan_rx_kill_vid = qeth_vlan_rx_kill_vid;
  5708. dev->vlan_rx_add_vid = qeth_vlan_rx_add_vid;
  5709. #endif
  5710. dev->hard_header = card->orig_hard_header;
  5711. if (qeth_get_netdev_flags(card) & IFF_NOARP) {
  5712. dev->rebuild_header = NULL;
  5713. dev->hard_header = NULL;
  5714. if (card->options.fake_ll)
  5715. dev->hard_header = qeth_fake_header;
  5716. dev->header_cache_update = NULL;
  5717. dev->hard_header_cache = NULL;
  5718. }
  5719. #ifdef CONFIG_QETH_IPV6
  5720. /*IPv6 address autoconfiguration stuff*/
  5721. if (!(card->info.unique_id & UNIQUE_ID_NOT_BY_CARD))
  5722. card->dev->dev_id = card->info.unique_id & 0xffff;
  5723. #endif
  5724. dev->hard_header_parse = NULL;
  5725. dev->set_mac_address = qeth_layer2_set_mac_address;
  5726. dev->flags |= qeth_get_netdev_flags(card);
  5727. if ((card->options.fake_broadcast) ||
  5728. (card->info.broadcast_capable))
  5729. dev->flags |= IFF_BROADCAST;
  5730. dev->hard_header_len =
  5731. qeth_get_hlen(card->info.link_type) + card->options.add_hhlen;
  5732. dev->addr_len = OSA_ADDR_LEN;
  5733. dev->mtu = card->info.initial_mtu;
  5734. if (card->info.type != QETH_CARD_TYPE_OSN)
  5735. SET_ETHTOOL_OPS(dev, &qeth_ethtool_ops);
  5736. SET_MODULE_OWNER(dev);
  5737. return 0;
  5738. }
  5739. static void
  5740. qeth_init_func_level(struct qeth_card *card)
  5741. {
  5742. if (card->ipato.enabled) {
  5743. if (card->info.type == QETH_CARD_TYPE_IQD)
  5744. card->info.func_level =
  5745. QETH_IDX_FUNC_LEVEL_IQD_ENA_IPAT;
  5746. else
  5747. card->info.func_level =
  5748. QETH_IDX_FUNC_LEVEL_OSAE_ENA_IPAT;
  5749. } else {
  5750. if (card->info.type == QETH_CARD_TYPE_IQD)
  5751. /*FIXME:why do we have same values for dis and ena for osae??? */
  5752. card->info.func_level =
  5753. QETH_IDX_FUNC_LEVEL_IQD_DIS_IPAT;
  5754. else
  5755. card->info.func_level =
  5756. QETH_IDX_FUNC_LEVEL_OSAE_DIS_IPAT;
  5757. }
  5758. }
  5759. /**
  5760. * hardsetup card, initialize MPC and QDIO stuff
  5761. */
  5762. static int
  5763. qeth_hardsetup_card(struct qeth_card *card)
  5764. {
  5765. int retries = 3;
  5766. int rc;
  5767. QETH_DBF_TEXT(setup, 2, "hrdsetup");
  5768. retry:
  5769. if (retries < 3){
  5770. PRINT_WARN("Retrying to do IDX activates.\n");
  5771. ccw_device_set_offline(CARD_DDEV(card));
  5772. ccw_device_set_offline(CARD_WDEV(card));
  5773. ccw_device_set_offline(CARD_RDEV(card));
  5774. ccw_device_set_online(CARD_RDEV(card));
  5775. ccw_device_set_online(CARD_WDEV(card));
  5776. ccw_device_set_online(CARD_DDEV(card));
  5777. }
  5778. rc = qeth_qdio_clear_card(card,card->info.type!=QETH_CARD_TYPE_IQD);
  5779. if (rc == -ERESTARTSYS) {
  5780. QETH_DBF_TEXT(setup, 2, "break1");
  5781. return rc;
  5782. } else if (rc) {
  5783. QETH_DBF_TEXT_(setup, 2, "1err%d", rc);
  5784. if (--retries < 0)
  5785. goto out;
  5786. else
  5787. goto retry;
  5788. }
  5789. if ((rc = qeth_get_unitaddr(card))){
  5790. QETH_DBF_TEXT_(setup, 2, "2err%d", rc);
  5791. return rc;
  5792. }
  5793. qeth_init_tokens(card);
  5794. qeth_init_func_level(card);
  5795. rc = qeth_idx_activate_channel(&card->read, qeth_idx_read_cb);
  5796. if (rc == -ERESTARTSYS) {
  5797. QETH_DBF_TEXT(setup, 2, "break2");
  5798. return rc;
  5799. } else if (rc) {
  5800. QETH_DBF_TEXT_(setup, 2, "3err%d", rc);
  5801. if (--retries < 0)
  5802. goto out;
  5803. else
  5804. goto retry;
  5805. }
  5806. rc = qeth_idx_activate_channel(&card->write, qeth_idx_write_cb);
  5807. if (rc == -ERESTARTSYS) {
  5808. QETH_DBF_TEXT(setup, 2, "break3");
  5809. return rc;
  5810. } else if (rc) {
  5811. QETH_DBF_TEXT_(setup, 2, "4err%d", rc);
  5812. if (--retries < 0)
  5813. goto out;
  5814. else
  5815. goto retry;
  5816. }
  5817. if ((rc = qeth_mpc_initialize(card))){
  5818. QETH_DBF_TEXT_(setup, 2, "5err%d", rc);
  5819. goto out;
  5820. }
  5821. /*network device will be recovered*/
  5822. if (card->dev) {
  5823. card->dev->hard_header = card->orig_hard_header;
  5824. return 0;
  5825. }
  5826. /* at first set_online allocate netdev */
  5827. card->dev = qeth_get_netdevice(card->info.type,
  5828. card->info.link_type);
  5829. if (!card->dev){
  5830. qeth_qdio_clear_card(card, card->info.type !=
  5831. QETH_CARD_TYPE_IQD);
  5832. rc = -ENODEV;
  5833. QETH_DBF_TEXT_(setup, 2, "6err%d", rc);
  5834. goto out;
  5835. }
  5836. card->dev->priv = card;
  5837. card->orig_hard_header = card->dev->hard_header;
  5838. card->dev->type = qeth_get_arphdr_type(card->info.type,
  5839. card->info.link_type);
  5840. card->dev->init = qeth_netdev_init;
  5841. return 0;
  5842. out:
  5843. PRINT_ERR("Initialization in hardsetup failed! rc=%d\n", rc);
  5844. return rc;
  5845. }
  5846. static int
  5847. qeth_default_setassparms_cb(struct qeth_card *card, struct qeth_reply *reply,
  5848. unsigned long data)
  5849. {
  5850. struct qeth_ipa_cmd *cmd;
  5851. QETH_DBF_TEXT(trace,4,"defadpcb");
  5852. cmd = (struct qeth_ipa_cmd *) data;
  5853. if (cmd->hdr.return_code == 0){
  5854. cmd->hdr.return_code = cmd->data.setassparms.hdr.return_code;
  5855. if (cmd->hdr.prot_version == QETH_PROT_IPV4)
  5856. card->options.ipa4.enabled_funcs = cmd->hdr.ipa_enabled;
  5857. #ifdef CONFIG_QETH_IPV6
  5858. if (cmd->hdr.prot_version == QETH_PROT_IPV6)
  5859. card->options.ipa6.enabled_funcs = cmd->hdr.ipa_enabled;
  5860. #endif
  5861. }
  5862. if (cmd->data.setassparms.hdr.assist_no == IPA_INBOUND_CHECKSUM &&
  5863. cmd->data.setassparms.hdr.command_code == IPA_CMD_ASS_START) {
  5864. card->info.csum_mask = cmd->data.setassparms.data.flags_32bit;
  5865. QETH_DBF_TEXT_(trace, 3, "csum:%d", card->info.csum_mask);
  5866. }
  5867. return 0;
  5868. }
  5869. static int
  5870. qeth_default_setadapterparms_cb(struct qeth_card *card,
  5871. struct qeth_reply *reply,
  5872. unsigned long data)
  5873. {
  5874. struct qeth_ipa_cmd *cmd;
  5875. QETH_DBF_TEXT(trace,4,"defadpcb");
  5876. cmd = (struct qeth_ipa_cmd *) data;
  5877. if (cmd->hdr.return_code == 0)
  5878. cmd->hdr.return_code = cmd->data.setadapterparms.hdr.return_code;
  5879. return 0;
  5880. }
  5881. static int
  5882. qeth_query_setadapterparms_cb(struct qeth_card *card, struct qeth_reply *reply,
  5883. unsigned long data)
  5884. {
  5885. struct qeth_ipa_cmd *cmd;
  5886. QETH_DBF_TEXT(trace,3,"quyadpcb");
  5887. cmd = (struct qeth_ipa_cmd *) data;
  5888. if (cmd->data.setadapterparms.data.query_cmds_supp.lan_type & 0x7f)
  5889. card->info.link_type =
  5890. cmd->data.setadapterparms.data.query_cmds_supp.lan_type;
  5891. card->options.adp.supported_funcs =
  5892. cmd->data.setadapterparms.data.query_cmds_supp.supported_cmds;
  5893. return qeth_default_setadapterparms_cb(card, reply, (unsigned long)cmd);
  5894. }
  5895. static int
  5896. qeth_query_setadapterparms(struct qeth_card *card)
  5897. {
  5898. int rc;
  5899. struct qeth_cmd_buffer *iob;
  5900. QETH_DBF_TEXT(trace,3,"queryadp");
  5901. iob = qeth_get_adapter_cmd(card, IPA_SETADP_QUERY_COMMANDS_SUPPORTED,
  5902. sizeof(struct qeth_ipacmd_setadpparms));
  5903. rc = qeth_send_ipa_cmd(card, iob, qeth_query_setadapterparms_cb, NULL);
  5904. return rc;
  5905. }
  5906. static int
  5907. qeth_setadpparms_change_macaddr_cb(struct qeth_card *card,
  5908. struct qeth_reply *reply,
  5909. unsigned long data)
  5910. {
  5911. struct qeth_ipa_cmd *cmd;
  5912. QETH_DBF_TEXT(trace,4,"chgmaccb");
  5913. cmd = (struct qeth_ipa_cmd *) data;
  5914. memcpy(card->dev->dev_addr,
  5915. &cmd->data.setadapterparms.data.change_addr.addr,OSA_ADDR_LEN);
  5916. qeth_default_setadapterparms_cb(card, reply, (unsigned long) cmd);
  5917. return 0;
  5918. }
  5919. static int
  5920. qeth_setadpparms_change_macaddr(struct qeth_card *card)
  5921. {
  5922. int rc;
  5923. struct qeth_cmd_buffer *iob;
  5924. struct qeth_ipa_cmd *cmd;
  5925. QETH_DBF_TEXT(trace,4,"chgmac");
  5926. iob = qeth_get_adapter_cmd(card,IPA_SETADP_ALTER_MAC_ADDRESS,
  5927. sizeof(struct qeth_ipacmd_setadpparms));
  5928. cmd = (struct qeth_ipa_cmd *)(iob->data+IPA_PDU_HEADER_SIZE);
  5929. cmd->data.setadapterparms.data.change_addr.cmd = CHANGE_ADDR_READ_MAC;
  5930. cmd->data.setadapterparms.data.change_addr.addr_size = OSA_ADDR_LEN;
  5931. memcpy(&cmd->data.setadapterparms.data.change_addr.addr,
  5932. card->dev->dev_addr, OSA_ADDR_LEN);
  5933. rc = qeth_send_ipa_cmd(card, iob, qeth_setadpparms_change_macaddr_cb,
  5934. NULL);
  5935. return rc;
  5936. }
  5937. static int
  5938. qeth_send_setadp_mode(struct qeth_card *card, __u32 command, __u32 mode)
  5939. {
  5940. int rc;
  5941. struct qeth_cmd_buffer *iob;
  5942. struct qeth_ipa_cmd *cmd;
  5943. QETH_DBF_TEXT(trace,4,"adpmode");
  5944. iob = qeth_get_adapter_cmd(card, command,
  5945. sizeof(struct qeth_ipacmd_setadpparms));
  5946. cmd = (struct qeth_ipa_cmd *)(iob->data+IPA_PDU_HEADER_SIZE);
  5947. cmd->data.setadapterparms.data.mode = mode;
  5948. rc = qeth_send_ipa_cmd(card, iob, qeth_default_setadapterparms_cb,
  5949. NULL);
  5950. return rc;
  5951. }
  5952. static inline int
  5953. qeth_setadapter_hstr(struct qeth_card *card)
  5954. {
  5955. int rc;
  5956. QETH_DBF_TEXT(trace,4,"adphstr");
  5957. if (qeth_adp_supported(card,IPA_SETADP_SET_BROADCAST_MODE)) {
  5958. rc = qeth_send_setadp_mode(card, IPA_SETADP_SET_BROADCAST_MODE,
  5959. card->options.broadcast_mode);
  5960. if (rc)
  5961. PRINT_WARN("couldn't set broadcast mode on "
  5962. "device %s: x%x\n",
  5963. CARD_BUS_ID(card), rc);
  5964. rc = qeth_send_setadp_mode(card, IPA_SETADP_ALTER_MAC_ADDRESS,
  5965. card->options.macaddr_mode);
  5966. if (rc)
  5967. PRINT_WARN("couldn't set macaddr mode on "
  5968. "device %s: x%x\n", CARD_BUS_ID(card), rc);
  5969. return rc;
  5970. }
  5971. if (card->options.broadcast_mode == QETH_TR_BROADCAST_LOCAL)
  5972. PRINT_WARN("set adapter parameters not available "
  5973. "to set broadcast mode, using ALLRINGS "
  5974. "on device %s:\n", CARD_BUS_ID(card));
  5975. if (card->options.macaddr_mode == QETH_TR_MACADDR_CANONICAL)
  5976. PRINT_WARN("set adapter parameters not available "
  5977. "to set macaddr mode, using NONCANONICAL "
  5978. "on device %s:\n", CARD_BUS_ID(card));
  5979. return 0;
  5980. }
  5981. static int
  5982. qeth_setadapter_parms(struct qeth_card *card)
  5983. {
  5984. int rc;
  5985. QETH_DBF_TEXT(setup, 2, "setadprm");
  5986. if (!qeth_is_supported(card, IPA_SETADAPTERPARMS)){
  5987. PRINT_WARN("set adapter parameters not supported "
  5988. "on device %s.\n",
  5989. CARD_BUS_ID(card));
  5990. QETH_DBF_TEXT(setup, 2, " notsupp");
  5991. return 0;
  5992. }
  5993. rc = qeth_query_setadapterparms(card);
  5994. if (rc) {
  5995. PRINT_WARN("couldn't set adapter parameters on device %s: "
  5996. "x%x\n", CARD_BUS_ID(card), rc);
  5997. return rc;
  5998. }
  5999. if (qeth_adp_supported(card,IPA_SETADP_ALTER_MAC_ADDRESS)) {
  6000. rc = qeth_setadpparms_change_macaddr(card);
  6001. if (rc)
  6002. PRINT_WARN("couldn't get MAC address on "
  6003. "device %s: x%x\n",
  6004. CARD_BUS_ID(card), rc);
  6005. }
  6006. if ((card->info.link_type == QETH_LINK_TYPE_HSTR) ||
  6007. (card->info.link_type == QETH_LINK_TYPE_LANE_TR))
  6008. rc = qeth_setadapter_hstr(card);
  6009. return rc;
  6010. }
  6011. static int
  6012. qeth_layer2_initialize(struct qeth_card *card)
  6013. {
  6014. int rc = 0;
  6015. QETH_DBF_TEXT(setup, 2, "doL2init");
  6016. QETH_DBF_TEXT_(setup, 2, "doL2%s", CARD_BUS_ID(card));
  6017. rc = qeth_setadpparms_change_macaddr(card);
  6018. if (rc) {
  6019. PRINT_WARN("couldn't get MAC address on "
  6020. "device %s: x%x\n",
  6021. CARD_BUS_ID(card), rc);
  6022. QETH_DBF_TEXT_(setup, 2,"1err%d",rc);
  6023. return rc;
  6024. }
  6025. QETH_DBF_HEX(setup,2, card->dev->dev_addr, OSA_ADDR_LEN);
  6026. rc = qeth_layer2_send_setmac(card, &card->dev->dev_addr[0]);
  6027. if (rc)
  6028. QETH_DBF_TEXT_(setup, 2,"2err%d",rc);
  6029. return 0;
  6030. }
  6031. static int
  6032. qeth_send_startstoplan(struct qeth_card *card, enum qeth_ipa_cmds ipacmd,
  6033. enum qeth_prot_versions prot)
  6034. {
  6035. int rc;
  6036. struct qeth_cmd_buffer *iob;
  6037. iob = qeth_get_ipacmd_buffer(card,ipacmd,prot);
  6038. rc = qeth_send_ipa_cmd(card, iob, NULL, NULL);
  6039. return rc;
  6040. }
  6041. static int
  6042. qeth_send_startlan(struct qeth_card *card, enum qeth_prot_versions prot)
  6043. {
  6044. int rc;
  6045. QETH_DBF_TEXT_(setup, 2, "strtlan%i", prot);
  6046. rc = qeth_send_startstoplan(card, IPA_CMD_STARTLAN, prot);
  6047. return rc;
  6048. }
  6049. static int
  6050. qeth_send_stoplan(struct qeth_card *card)
  6051. {
  6052. int rc = 0;
  6053. /*
  6054. * TODO: according to the IPA format document page 14,
  6055. * TCP/IP (we!) never issue a STOPLAN
  6056. * is this right ?!?
  6057. */
  6058. QETH_DBF_TEXT(trace, 2, "stoplan");
  6059. rc = qeth_send_startstoplan(card, IPA_CMD_STOPLAN, QETH_PROT_IPV4);
  6060. return rc;
  6061. }
  6062. static int
  6063. qeth_query_ipassists_cb(struct qeth_card *card, struct qeth_reply *reply,
  6064. unsigned long data)
  6065. {
  6066. struct qeth_ipa_cmd *cmd;
  6067. QETH_DBF_TEXT(setup, 2, "qipasscb");
  6068. cmd = (struct qeth_ipa_cmd *) data;
  6069. if (cmd->hdr.prot_version == QETH_PROT_IPV4) {
  6070. card->options.ipa4.supported_funcs = cmd->hdr.ipa_supported;
  6071. card->options.ipa4.enabled_funcs = cmd->hdr.ipa_enabled;
  6072. /* Disable IPV6 support hard coded for Hipersockets */
  6073. if(card->info.type == QETH_CARD_TYPE_IQD)
  6074. card->options.ipa4.supported_funcs &= ~IPA_IPV6;
  6075. } else {
  6076. #ifdef CONFIG_QETH_IPV6
  6077. card->options.ipa6.supported_funcs = cmd->hdr.ipa_supported;
  6078. card->options.ipa6.enabled_funcs = cmd->hdr.ipa_enabled;
  6079. #endif
  6080. }
  6081. QETH_DBF_TEXT(setup, 2, "suppenbl");
  6082. QETH_DBF_TEXT_(setup, 2, "%x",cmd->hdr.ipa_supported);
  6083. QETH_DBF_TEXT_(setup, 2, "%x",cmd->hdr.ipa_enabled);
  6084. return 0;
  6085. }
  6086. static int
  6087. qeth_query_ipassists(struct qeth_card *card, enum qeth_prot_versions prot)
  6088. {
  6089. int rc;
  6090. struct qeth_cmd_buffer *iob;
  6091. QETH_DBF_TEXT_(setup, 2, "qipassi%i", prot);
  6092. if (card->options.layer2) {
  6093. QETH_DBF_TEXT(setup, 2, "noprmly2");
  6094. return -EPERM;
  6095. }
  6096. iob = qeth_get_ipacmd_buffer(card,IPA_CMD_QIPASSIST,prot);
  6097. rc = qeth_send_ipa_cmd(card, iob, qeth_query_ipassists_cb, NULL);
  6098. return rc;
  6099. }
  6100. static struct qeth_cmd_buffer *
  6101. qeth_get_setassparms_cmd(struct qeth_card *card, enum qeth_ipa_funcs ipa_func,
  6102. __u16 cmd_code, __u16 len,
  6103. enum qeth_prot_versions prot)
  6104. {
  6105. struct qeth_cmd_buffer *iob;
  6106. struct qeth_ipa_cmd *cmd;
  6107. QETH_DBF_TEXT(trace,4,"getasscm");
  6108. iob = qeth_get_ipacmd_buffer(card,IPA_CMD_SETASSPARMS,prot);
  6109. cmd = (struct qeth_ipa_cmd *)(iob->data+IPA_PDU_HEADER_SIZE);
  6110. cmd->data.setassparms.hdr.assist_no = ipa_func;
  6111. cmd->data.setassparms.hdr.length = 8 + len;
  6112. cmd->data.setassparms.hdr.command_code = cmd_code;
  6113. cmd->data.setassparms.hdr.return_code = 0;
  6114. cmd->data.setassparms.hdr.seq_no = 0;
  6115. return iob;
  6116. }
  6117. static int
  6118. qeth_send_setassparms(struct qeth_card *card, struct qeth_cmd_buffer *iob,
  6119. __u16 len, long data,
  6120. int (*reply_cb)
  6121. (struct qeth_card *,struct qeth_reply *,unsigned long),
  6122. void *reply_param)
  6123. {
  6124. int rc;
  6125. struct qeth_ipa_cmd *cmd;
  6126. QETH_DBF_TEXT(trace,4,"sendassp");
  6127. cmd = (struct qeth_ipa_cmd *)(iob->data+IPA_PDU_HEADER_SIZE);
  6128. if (len <= sizeof(__u32))
  6129. cmd->data.setassparms.data.flags_32bit = (__u32) data;
  6130. else if (len > sizeof(__u32))
  6131. memcpy(&cmd->data.setassparms.data, (void *) data, len);
  6132. rc = qeth_send_ipa_cmd(card, iob, reply_cb, reply_param);
  6133. return rc;
  6134. }
  6135. #ifdef CONFIG_QETH_IPV6
  6136. static int
  6137. qeth_send_simple_setassparms_ipv6(struct qeth_card *card,
  6138. enum qeth_ipa_funcs ipa_func, __u16 cmd_code)
  6139. {
  6140. int rc;
  6141. struct qeth_cmd_buffer *iob;
  6142. QETH_DBF_TEXT(trace,4,"simassp6");
  6143. iob = qeth_get_setassparms_cmd(card, ipa_func, cmd_code,
  6144. 0, QETH_PROT_IPV6);
  6145. rc = qeth_send_setassparms(card, iob, 0, 0,
  6146. qeth_default_setassparms_cb, NULL);
  6147. return rc;
  6148. }
  6149. #endif
  6150. static int
  6151. qeth_send_simple_setassparms(struct qeth_card *card,
  6152. enum qeth_ipa_funcs ipa_func,
  6153. __u16 cmd_code, long data)
  6154. {
  6155. int rc;
  6156. int length = 0;
  6157. struct qeth_cmd_buffer *iob;
  6158. QETH_DBF_TEXT(trace,4,"simassp4");
  6159. if (data)
  6160. length = sizeof(__u32);
  6161. iob = qeth_get_setassparms_cmd(card, ipa_func, cmd_code,
  6162. length, QETH_PROT_IPV4);
  6163. rc = qeth_send_setassparms(card, iob, length, data,
  6164. qeth_default_setassparms_cb, NULL);
  6165. return rc;
  6166. }
  6167. static inline int
  6168. qeth_start_ipa_arp_processing(struct qeth_card *card)
  6169. {
  6170. int rc;
  6171. QETH_DBF_TEXT(trace,3,"ipaarp");
  6172. if (!qeth_is_supported(card,IPA_ARP_PROCESSING)) {
  6173. PRINT_WARN("ARP processing not supported "
  6174. "on %s!\n", QETH_CARD_IFNAME(card));
  6175. return 0;
  6176. }
  6177. rc = qeth_send_simple_setassparms(card,IPA_ARP_PROCESSING,
  6178. IPA_CMD_ASS_START, 0);
  6179. if (rc) {
  6180. PRINT_WARN("Could not start ARP processing "
  6181. "assist on %s: 0x%x\n",
  6182. QETH_CARD_IFNAME(card), rc);
  6183. }
  6184. return rc;
  6185. }
  6186. static int
  6187. qeth_start_ipa_ip_fragmentation(struct qeth_card *card)
  6188. {
  6189. int rc;
  6190. QETH_DBF_TEXT(trace,3,"ipaipfrg");
  6191. if (!qeth_is_supported(card, IPA_IP_FRAGMENTATION)) {
  6192. PRINT_INFO("Hardware IP fragmentation not supported on %s\n",
  6193. QETH_CARD_IFNAME(card));
  6194. return -EOPNOTSUPP;
  6195. }
  6196. rc = qeth_send_simple_setassparms(card, IPA_IP_FRAGMENTATION,
  6197. IPA_CMD_ASS_START, 0);
  6198. if (rc) {
  6199. PRINT_WARN("Could not start Hardware IP fragmentation "
  6200. "assist on %s: 0x%x\n",
  6201. QETH_CARD_IFNAME(card), rc);
  6202. } else
  6203. PRINT_INFO("Hardware IP fragmentation enabled \n");
  6204. return rc;
  6205. }
  6206. static int
  6207. qeth_start_ipa_source_mac(struct qeth_card *card)
  6208. {
  6209. int rc;
  6210. QETH_DBF_TEXT(trace,3,"stsrcmac");
  6211. if (!card->options.fake_ll)
  6212. return -EOPNOTSUPP;
  6213. if (!qeth_is_supported(card, IPA_SOURCE_MAC)) {
  6214. PRINT_INFO("Inbound source address not "
  6215. "supported on %s\n", QETH_CARD_IFNAME(card));
  6216. return -EOPNOTSUPP;
  6217. }
  6218. rc = qeth_send_simple_setassparms(card, IPA_SOURCE_MAC,
  6219. IPA_CMD_ASS_START, 0);
  6220. if (rc)
  6221. PRINT_WARN("Could not start inbound source "
  6222. "assist on %s: 0x%x\n",
  6223. QETH_CARD_IFNAME(card), rc);
  6224. return rc;
  6225. }
  6226. static int
  6227. qeth_start_ipa_vlan(struct qeth_card *card)
  6228. {
  6229. int rc = 0;
  6230. QETH_DBF_TEXT(trace,3,"strtvlan");
  6231. #ifdef CONFIG_QETH_VLAN
  6232. if (!qeth_is_supported(card, IPA_FULL_VLAN)) {
  6233. PRINT_WARN("VLAN not supported on %s\n", QETH_CARD_IFNAME(card));
  6234. return -EOPNOTSUPP;
  6235. }
  6236. rc = qeth_send_simple_setassparms(card, IPA_VLAN_PRIO,
  6237. IPA_CMD_ASS_START,0);
  6238. if (rc) {
  6239. PRINT_WARN("Could not start vlan "
  6240. "assist on %s: 0x%x\n",
  6241. QETH_CARD_IFNAME(card), rc);
  6242. } else {
  6243. PRINT_INFO("VLAN enabled \n");
  6244. card->dev->features |=
  6245. NETIF_F_HW_VLAN_FILTER |
  6246. NETIF_F_HW_VLAN_TX |
  6247. NETIF_F_HW_VLAN_RX;
  6248. }
  6249. #endif /* QETH_VLAN */
  6250. return rc;
  6251. }
  6252. static int
  6253. qeth_start_ipa_multicast(struct qeth_card *card)
  6254. {
  6255. int rc;
  6256. QETH_DBF_TEXT(trace,3,"stmcast");
  6257. if (!qeth_is_supported(card, IPA_MULTICASTING)) {
  6258. PRINT_WARN("Multicast not supported on %s\n",
  6259. QETH_CARD_IFNAME(card));
  6260. return -EOPNOTSUPP;
  6261. }
  6262. rc = qeth_send_simple_setassparms(card, IPA_MULTICASTING,
  6263. IPA_CMD_ASS_START,0);
  6264. if (rc) {
  6265. PRINT_WARN("Could not start multicast "
  6266. "assist on %s: rc=%i\n",
  6267. QETH_CARD_IFNAME(card), rc);
  6268. } else {
  6269. PRINT_INFO("Multicast enabled\n");
  6270. card->dev->flags |= IFF_MULTICAST;
  6271. }
  6272. return rc;
  6273. }
  6274. #ifdef CONFIG_QETH_IPV6
  6275. static int
  6276. qeth_softsetup_ipv6(struct qeth_card *card)
  6277. {
  6278. int rc;
  6279. QETH_DBF_TEXT(trace,3,"softipv6");
  6280. netif_stop_queue(card->dev);
  6281. rc = qeth_send_startlan(card, QETH_PROT_IPV6);
  6282. if (rc) {
  6283. PRINT_ERR("IPv6 startlan failed on %s\n",
  6284. QETH_CARD_IFNAME(card));
  6285. return rc;
  6286. }
  6287. netif_wake_queue(card->dev);
  6288. rc = qeth_query_ipassists(card,QETH_PROT_IPV6);
  6289. if (rc) {
  6290. PRINT_ERR("IPv6 query ipassist failed on %s\n",
  6291. QETH_CARD_IFNAME(card));
  6292. return rc;
  6293. }
  6294. rc = qeth_send_simple_setassparms(card, IPA_IPV6,
  6295. IPA_CMD_ASS_START, 3);
  6296. if (rc) {
  6297. PRINT_WARN("IPv6 start assist (version 4) failed "
  6298. "on %s: 0x%x\n",
  6299. QETH_CARD_IFNAME(card), rc);
  6300. return rc;
  6301. }
  6302. rc = qeth_send_simple_setassparms_ipv6(card, IPA_IPV6,
  6303. IPA_CMD_ASS_START);
  6304. if (rc) {
  6305. PRINT_WARN("IPV6 start assist (version 6) failed "
  6306. "on %s: 0x%x\n",
  6307. QETH_CARD_IFNAME(card), rc);
  6308. return rc;
  6309. }
  6310. rc = qeth_send_simple_setassparms_ipv6(card, IPA_PASSTHRU,
  6311. IPA_CMD_ASS_START);
  6312. if (rc) {
  6313. PRINT_WARN("Could not enable passthrough "
  6314. "on %s: 0x%x\n",
  6315. QETH_CARD_IFNAME(card), rc);
  6316. return rc;
  6317. }
  6318. PRINT_INFO("IPV6 enabled \n");
  6319. return 0;
  6320. }
  6321. #endif
  6322. static int
  6323. qeth_start_ipa_ipv6(struct qeth_card *card)
  6324. {
  6325. int rc = 0;
  6326. #ifdef CONFIG_QETH_IPV6
  6327. QETH_DBF_TEXT(trace,3,"strtipv6");
  6328. if (!qeth_is_supported(card, IPA_IPV6)) {
  6329. PRINT_WARN("IPv6 not supported on %s\n",
  6330. QETH_CARD_IFNAME(card));
  6331. return 0;
  6332. }
  6333. rc = qeth_softsetup_ipv6(card);
  6334. #endif
  6335. return rc ;
  6336. }
  6337. static int
  6338. qeth_start_ipa_broadcast(struct qeth_card *card)
  6339. {
  6340. int rc;
  6341. QETH_DBF_TEXT(trace,3,"stbrdcst");
  6342. card->info.broadcast_capable = 0;
  6343. if (!qeth_is_supported(card, IPA_FILTERING)) {
  6344. PRINT_WARN("Broadcast not supported on %s\n",
  6345. QETH_CARD_IFNAME(card));
  6346. rc = -EOPNOTSUPP;
  6347. goto out;
  6348. }
  6349. rc = qeth_send_simple_setassparms(card, IPA_FILTERING,
  6350. IPA_CMD_ASS_START, 0);
  6351. if (rc) {
  6352. PRINT_WARN("Could not enable broadcasting filtering "
  6353. "on %s: 0x%x\n",
  6354. QETH_CARD_IFNAME(card), rc);
  6355. goto out;
  6356. }
  6357. rc = qeth_send_simple_setassparms(card, IPA_FILTERING,
  6358. IPA_CMD_ASS_CONFIGURE, 1);
  6359. if (rc) {
  6360. PRINT_WARN("Could not set up broadcast filtering on %s: 0x%x\n",
  6361. QETH_CARD_IFNAME(card), rc);
  6362. goto out;
  6363. }
  6364. card->info.broadcast_capable = QETH_BROADCAST_WITH_ECHO;
  6365. PRINT_INFO("Broadcast enabled \n");
  6366. rc = qeth_send_simple_setassparms(card, IPA_FILTERING,
  6367. IPA_CMD_ASS_ENABLE, 1);
  6368. if (rc) {
  6369. PRINT_WARN("Could not set up broadcast echo filtering on "
  6370. "%s: 0x%x\n", QETH_CARD_IFNAME(card), rc);
  6371. goto out;
  6372. }
  6373. card->info.broadcast_capable = QETH_BROADCAST_WITHOUT_ECHO;
  6374. out:
  6375. if (card->info.broadcast_capable)
  6376. card->dev->flags |= IFF_BROADCAST;
  6377. else
  6378. card->dev->flags &= ~IFF_BROADCAST;
  6379. return rc;
  6380. }
  6381. static int
  6382. qeth_send_checksum_command(struct qeth_card *card)
  6383. {
  6384. int rc;
  6385. rc = qeth_send_simple_setassparms(card, IPA_INBOUND_CHECKSUM,
  6386. IPA_CMD_ASS_START, 0);
  6387. if (rc) {
  6388. PRINT_WARN("Starting Inbound HW Checksumming failed on %s: "
  6389. "0x%x,\ncontinuing using Inbound SW Checksumming\n",
  6390. QETH_CARD_IFNAME(card), rc);
  6391. return rc;
  6392. }
  6393. rc = qeth_send_simple_setassparms(card, IPA_INBOUND_CHECKSUM,
  6394. IPA_CMD_ASS_ENABLE,
  6395. card->info.csum_mask);
  6396. if (rc) {
  6397. PRINT_WARN("Enabling Inbound HW Checksumming failed on %s: "
  6398. "0x%x,\ncontinuing using Inbound SW Checksumming\n",
  6399. QETH_CARD_IFNAME(card), rc);
  6400. return rc;
  6401. }
  6402. return 0;
  6403. }
  6404. static int
  6405. qeth_start_ipa_checksum(struct qeth_card *card)
  6406. {
  6407. int rc = 0;
  6408. QETH_DBF_TEXT(trace,3,"strtcsum");
  6409. if (card->options.checksum_type == NO_CHECKSUMMING) {
  6410. PRINT_WARN("Using no checksumming on %s.\n",
  6411. QETH_CARD_IFNAME(card));
  6412. return 0;
  6413. }
  6414. if (card->options.checksum_type == SW_CHECKSUMMING) {
  6415. PRINT_WARN("Using SW checksumming on %s.\n",
  6416. QETH_CARD_IFNAME(card));
  6417. return 0;
  6418. }
  6419. if (!qeth_is_supported(card, IPA_INBOUND_CHECKSUM)) {
  6420. PRINT_WARN("Inbound HW Checksumming not "
  6421. "supported on %s,\ncontinuing "
  6422. "using Inbound SW Checksumming\n",
  6423. QETH_CARD_IFNAME(card));
  6424. card->options.checksum_type = SW_CHECKSUMMING;
  6425. return 0;
  6426. }
  6427. rc = qeth_send_checksum_command(card);
  6428. if (!rc) {
  6429. PRINT_INFO("HW Checksumming (inbound) enabled \n");
  6430. }
  6431. return rc;
  6432. }
  6433. static int
  6434. qeth_start_ipa_tso(struct qeth_card *card)
  6435. {
  6436. int rc;
  6437. QETH_DBF_TEXT(trace,3,"sttso");
  6438. if (!qeth_is_supported(card, IPA_OUTBOUND_TSO)) {
  6439. PRINT_WARN("Outbound TSO not supported on %s\n",
  6440. QETH_CARD_IFNAME(card));
  6441. rc = -EOPNOTSUPP;
  6442. } else {
  6443. rc = qeth_send_simple_setassparms(card, IPA_OUTBOUND_TSO,
  6444. IPA_CMD_ASS_START,0);
  6445. if (rc)
  6446. PRINT_WARN("Could not start outbound TSO "
  6447. "assist on %s: rc=%i\n",
  6448. QETH_CARD_IFNAME(card), rc);
  6449. else
  6450. PRINT_INFO("Outbound TSO enabled\n");
  6451. }
  6452. if (rc && (card->options.large_send == QETH_LARGE_SEND_TSO)){
  6453. card->options.large_send = QETH_LARGE_SEND_NO;
  6454. card->dev->features &= ~ (NETIF_F_TSO | NETIF_F_SG);
  6455. }
  6456. return rc;
  6457. }
  6458. static int
  6459. qeth_start_ipassists(struct qeth_card *card)
  6460. {
  6461. QETH_DBF_TEXT(trace,3,"strtipas");
  6462. qeth_start_ipa_arp_processing(card); /* go on*/
  6463. qeth_start_ipa_ip_fragmentation(card); /* go on*/
  6464. qeth_start_ipa_source_mac(card); /* go on*/
  6465. qeth_start_ipa_vlan(card); /* go on*/
  6466. qeth_start_ipa_multicast(card); /* go on*/
  6467. qeth_start_ipa_ipv6(card); /* go on*/
  6468. qeth_start_ipa_broadcast(card); /* go on*/
  6469. qeth_start_ipa_checksum(card); /* go on*/
  6470. qeth_start_ipa_tso(card); /* go on*/
  6471. return 0;
  6472. }
  6473. static int
  6474. qeth_send_setrouting(struct qeth_card *card, enum qeth_routing_types type,
  6475. enum qeth_prot_versions prot)
  6476. {
  6477. int rc;
  6478. struct qeth_ipa_cmd *cmd;
  6479. struct qeth_cmd_buffer *iob;
  6480. QETH_DBF_TEXT(trace,4,"setroutg");
  6481. iob = qeth_get_ipacmd_buffer(card, IPA_CMD_SETRTG, prot);
  6482. cmd = (struct qeth_ipa_cmd *)(iob->data+IPA_PDU_HEADER_SIZE);
  6483. cmd->data.setrtg.type = (type);
  6484. rc = qeth_send_ipa_cmd(card, iob, NULL, NULL);
  6485. return rc;
  6486. }
  6487. static void
  6488. qeth_correct_routing_type(struct qeth_card *card, enum qeth_routing_types *type,
  6489. enum qeth_prot_versions prot)
  6490. {
  6491. if (card->info.type == QETH_CARD_TYPE_IQD) {
  6492. switch (*type) {
  6493. case NO_ROUTER:
  6494. case PRIMARY_CONNECTOR:
  6495. case SECONDARY_CONNECTOR:
  6496. case MULTICAST_ROUTER:
  6497. return;
  6498. default:
  6499. goto out_inval;
  6500. }
  6501. } else {
  6502. switch (*type) {
  6503. case NO_ROUTER:
  6504. case PRIMARY_ROUTER:
  6505. case SECONDARY_ROUTER:
  6506. return;
  6507. case MULTICAST_ROUTER:
  6508. if (qeth_is_ipafunc_supported(card, prot,
  6509. IPA_OSA_MC_ROUTER))
  6510. return;
  6511. default:
  6512. goto out_inval;
  6513. }
  6514. }
  6515. out_inval:
  6516. PRINT_WARN("Routing type '%s' not supported for interface %s.\n"
  6517. "Router status set to 'no router'.\n",
  6518. ((*type == PRIMARY_ROUTER)? "primary router" :
  6519. (*type == SECONDARY_ROUTER)? "secondary router" :
  6520. (*type == PRIMARY_CONNECTOR)? "primary connector" :
  6521. (*type == SECONDARY_CONNECTOR)? "secondary connector" :
  6522. (*type == MULTICAST_ROUTER)? "multicast router" :
  6523. "unknown"),
  6524. card->dev->name);
  6525. *type = NO_ROUTER;
  6526. }
  6527. int
  6528. qeth_setrouting_v4(struct qeth_card *card)
  6529. {
  6530. int rc;
  6531. QETH_DBF_TEXT(trace,3,"setrtg4");
  6532. qeth_correct_routing_type(card, &card->options.route4.type,
  6533. QETH_PROT_IPV4);
  6534. rc = qeth_send_setrouting(card, card->options.route4.type,
  6535. QETH_PROT_IPV4);
  6536. if (rc) {
  6537. card->options.route4.type = NO_ROUTER;
  6538. PRINT_WARN("Error (0x%04x) while setting routing type on %s. "
  6539. "Type set to 'no router'.\n",
  6540. rc, QETH_CARD_IFNAME(card));
  6541. }
  6542. return rc;
  6543. }
  6544. int
  6545. qeth_setrouting_v6(struct qeth_card *card)
  6546. {
  6547. int rc = 0;
  6548. QETH_DBF_TEXT(trace,3,"setrtg6");
  6549. #ifdef CONFIG_QETH_IPV6
  6550. qeth_correct_routing_type(card, &card->options.route6.type,
  6551. QETH_PROT_IPV6);
  6552. if ((card->options.route6.type == NO_ROUTER) ||
  6553. ((card->info.type == QETH_CARD_TYPE_OSAE) &&
  6554. (card->options.route6.type == MULTICAST_ROUTER) &&
  6555. !qeth_is_supported6(card,IPA_OSA_MC_ROUTER)))
  6556. return 0;
  6557. rc = qeth_send_setrouting(card, card->options.route6.type,
  6558. QETH_PROT_IPV6);
  6559. if (rc) {
  6560. card->options.route6.type = NO_ROUTER;
  6561. PRINT_WARN("Error (0x%04x) while setting routing type on %s. "
  6562. "Type set to 'no router'.\n",
  6563. rc, QETH_CARD_IFNAME(card));
  6564. }
  6565. #endif
  6566. return rc;
  6567. }
  6568. int
  6569. qeth_set_large_send(struct qeth_card *card, enum qeth_large_send_types type)
  6570. {
  6571. int rc = 0;
  6572. if (card->dev == NULL) {
  6573. card->options.large_send = type;
  6574. return 0;
  6575. }
  6576. netif_stop_queue(card->dev);
  6577. card->options.large_send = type;
  6578. switch (card->options.large_send) {
  6579. case QETH_LARGE_SEND_EDDP:
  6580. card->dev->features |= NETIF_F_TSO | NETIF_F_SG;
  6581. break;
  6582. case QETH_LARGE_SEND_TSO:
  6583. if (qeth_is_supported(card, IPA_OUTBOUND_TSO)){
  6584. card->dev->features |= NETIF_F_TSO | NETIF_F_SG;
  6585. } else {
  6586. PRINT_WARN("TSO not supported on %s. "
  6587. "large_send set to 'no'.\n",
  6588. card->dev->name);
  6589. card->dev->features &= ~(NETIF_F_TSO | NETIF_F_SG);
  6590. card->options.large_send = QETH_LARGE_SEND_NO;
  6591. rc = -EOPNOTSUPP;
  6592. }
  6593. break;
  6594. default: /* includes QETH_LARGE_SEND_NO */
  6595. card->dev->features &= ~(NETIF_F_TSO | NETIF_F_SG);
  6596. break;
  6597. }
  6598. netif_wake_queue(card->dev);
  6599. return rc;
  6600. }
  6601. /*
  6602. * softsetup card: init IPA stuff
  6603. */
  6604. static int
  6605. qeth_softsetup_card(struct qeth_card *card)
  6606. {
  6607. int rc;
  6608. QETH_DBF_TEXT(setup, 2, "softsetp");
  6609. if ((rc = qeth_send_startlan(card, QETH_PROT_IPV4))){
  6610. QETH_DBF_TEXT_(setup, 2, "1err%d", rc);
  6611. if (rc == 0xe080){
  6612. PRINT_WARN("LAN on card %s if offline! "
  6613. "Continuing softsetup.\n",
  6614. CARD_BUS_ID(card));
  6615. card->lan_online = 0;
  6616. } else
  6617. return rc;
  6618. } else
  6619. card->lan_online = 1;
  6620. if (card->info.type==QETH_CARD_TYPE_OSN)
  6621. goto out;
  6622. if (card->options.layer2) {
  6623. card->dev->features |=
  6624. NETIF_F_HW_VLAN_FILTER |
  6625. NETIF_F_HW_VLAN_TX |
  6626. NETIF_F_HW_VLAN_RX;
  6627. card->dev->flags|=IFF_MULTICAST|IFF_BROADCAST;
  6628. card->info.broadcast_capable=1;
  6629. if ((rc = qeth_layer2_initialize(card))) {
  6630. QETH_DBF_TEXT_(setup, 2, "L2err%d", rc);
  6631. return rc;
  6632. }
  6633. #ifdef CONFIG_QETH_VLAN
  6634. qeth_layer2_process_vlans(card, 0);
  6635. #endif
  6636. goto out;
  6637. }
  6638. if ((card->options.large_send == QETH_LARGE_SEND_EDDP) ||
  6639. (card->options.large_send == QETH_LARGE_SEND_TSO))
  6640. card->dev->features |= NETIF_F_TSO | NETIF_F_SG;
  6641. else
  6642. card->dev->features &= ~(NETIF_F_TSO | NETIF_F_SG);
  6643. if ((rc = qeth_setadapter_parms(card)))
  6644. QETH_DBF_TEXT_(setup, 2, "2err%d", rc);
  6645. if ((rc = qeth_start_ipassists(card)))
  6646. QETH_DBF_TEXT_(setup, 2, "3err%d", rc);
  6647. if ((rc = qeth_setrouting_v4(card)))
  6648. QETH_DBF_TEXT_(setup, 2, "4err%d", rc);
  6649. if ((rc = qeth_setrouting_v6(card)))
  6650. QETH_DBF_TEXT_(setup, 2, "5err%d", rc);
  6651. out:
  6652. netif_stop_queue(card->dev);
  6653. return 0;
  6654. }
  6655. #ifdef CONFIG_QETH_IPV6
  6656. static int
  6657. qeth_get_unique_id_cb(struct qeth_card *card, struct qeth_reply *reply,
  6658. unsigned long data)
  6659. {
  6660. struct qeth_ipa_cmd *cmd;
  6661. cmd = (struct qeth_ipa_cmd *) data;
  6662. if (cmd->hdr.return_code == 0)
  6663. card->info.unique_id = *((__u16 *)
  6664. &cmd->data.create_destroy_addr.unique_id[6]);
  6665. else {
  6666. card->info.unique_id = UNIQUE_ID_IF_CREATE_ADDR_FAILED |
  6667. UNIQUE_ID_NOT_BY_CARD;
  6668. PRINT_WARN("couldn't get a unique id from the card on device "
  6669. "%s (result=x%x), using default id. ipv6 "
  6670. "autoconfig on other lpars may lead to duplicate "
  6671. "ip addresses. please use manually "
  6672. "configured ones.\n",
  6673. CARD_BUS_ID(card), cmd->hdr.return_code);
  6674. }
  6675. return 0;
  6676. }
  6677. #endif
  6678. static int
  6679. qeth_put_unique_id(struct qeth_card *card)
  6680. {
  6681. int rc = 0;
  6682. #ifdef CONFIG_QETH_IPV6
  6683. struct qeth_cmd_buffer *iob;
  6684. struct qeth_ipa_cmd *cmd;
  6685. QETH_DBF_TEXT(trace,2,"puniqeid");
  6686. if ((card->info.unique_id & UNIQUE_ID_NOT_BY_CARD) ==
  6687. UNIQUE_ID_NOT_BY_CARD)
  6688. return -1;
  6689. iob = qeth_get_ipacmd_buffer(card, IPA_CMD_DESTROY_ADDR,
  6690. QETH_PROT_IPV6);
  6691. cmd = (struct qeth_ipa_cmd *)(iob->data+IPA_PDU_HEADER_SIZE);
  6692. *((__u16 *) &cmd->data.create_destroy_addr.unique_id[6]) =
  6693. card->info.unique_id;
  6694. memcpy(&cmd->data.create_destroy_addr.unique_id[0],
  6695. card->dev->dev_addr, OSA_ADDR_LEN);
  6696. rc = qeth_send_ipa_cmd(card, iob, NULL, NULL);
  6697. #else
  6698. card->info.unique_id = UNIQUE_ID_IF_CREATE_ADDR_FAILED |
  6699. UNIQUE_ID_NOT_BY_CARD;
  6700. #endif
  6701. return rc;
  6702. }
  6703. /**
  6704. * Clear IP List
  6705. */
  6706. static void
  6707. qeth_clear_ip_list(struct qeth_card *card, int clean, int recover)
  6708. {
  6709. struct qeth_ipaddr *addr, *tmp;
  6710. unsigned long flags;
  6711. QETH_DBF_TEXT(trace,4,"clearip");
  6712. spin_lock_irqsave(&card->ip_lock, flags);
  6713. /* clear todo list */
  6714. list_for_each_entry_safe(addr, tmp, card->ip_tbd_list, entry){
  6715. list_del(&addr->entry);
  6716. kfree(addr);
  6717. }
  6718. while (!list_empty(&card->ip_list)) {
  6719. addr = list_entry(card->ip_list.next,
  6720. struct qeth_ipaddr, entry);
  6721. list_del_init(&addr->entry);
  6722. if (clean) {
  6723. spin_unlock_irqrestore(&card->ip_lock, flags);
  6724. qeth_deregister_addr_entry(card, addr);
  6725. spin_lock_irqsave(&card->ip_lock, flags);
  6726. }
  6727. if (!recover || addr->is_multicast) {
  6728. kfree(addr);
  6729. continue;
  6730. }
  6731. list_add_tail(&addr->entry, card->ip_tbd_list);
  6732. }
  6733. spin_unlock_irqrestore(&card->ip_lock, flags);
  6734. }
  6735. static void
  6736. qeth_set_allowed_threads(struct qeth_card *card, unsigned long threads,
  6737. int clear_start_mask)
  6738. {
  6739. unsigned long flags;
  6740. spin_lock_irqsave(&card->thread_mask_lock, flags);
  6741. card->thread_allowed_mask = threads;
  6742. if (clear_start_mask)
  6743. card->thread_start_mask &= threads;
  6744. spin_unlock_irqrestore(&card->thread_mask_lock, flags);
  6745. wake_up(&card->wait_q);
  6746. }
  6747. static inline int
  6748. qeth_threads_running(struct qeth_card *card, unsigned long threads)
  6749. {
  6750. unsigned long flags;
  6751. int rc = 0;
  6752. spin_lock_irqsave(&card->thread_mask_lock, flags);
  6753. rc = (card->thread_running_mask & threads);
  6754. spin_unlock_irqrestore(&card->thread_mask_lock, flags);
  6755. return rc;
  6756. }
  6757. static int
  6758. qeth_wait_for_threads(struct qeth_card *card, unsigned long threads)
  6759. {
  6760. return wait_event_interruptible(card->wait_q,
  6761. qeth_threads_running(card, threads) == 0);
  6762. }
  6763. static int
  6764. qeth_stop_card(struct qeth_card *card, int recovery_mode)
  6765. {
  6766. int rc = 0;
  6767. QETH_DBF_TEXT(setup ,2,"stopcard");
  6768. QETH_DBF_HEX(setup, 2, &card, sizeof(void *));
  6769. qeth_set_allowed_threads(card, 0, 1);
  6770. if (qeth_wait_for_threads(card, ~QETH_RECOVER_THREAD))
  6771. return -ERESTARTSYS;
  6772. if (card->read.state == CH_STATE_UP &&
  6773. card->write.state == CH_STATE_UP &&
  6774. (card->state == CARD_STATE_UP)) {
  6775. if (recovery_mode &&
  6776. card->info.type != QETH_CARD_TYPE_OSN) {
  6777. qeth_stop(card->dev);
  6778. } else {
  6779. rtnl_lock();
  6780. dev_close(card->dev);
  6781. rtnl_unlock();
  6782. }
  6783. if (!card->use_hard_stop) {
  6784. __u8 *mac = &card->dev->dev_addr[0];
  6785. rc = qeth_layer2_send_delmac(card, mac);
  6786. QETH_DBF_TEXT_(setup, 2, "Lerr%d", rc);
  6787. if ((rc = qeth_send_stoplan(card)))
  6788. QETH_DBF_TEXT_(setup, 2, "1err%d", rc);
  6789. }
  6790. card->state = CARD_STATE_SOFTSETUP;
  6791. }
  6792. if (card->state == CARD_STATE_SOFTSETUP) {
  6793. #ifdef CONFIG_QETH_VLAN
  6794. if (card->options.layer2)
  6795. qeth_layer2_process_vlans(card, 1);
  6796. #endif
  6797. qeth_clear_ip_list(card, !card->use_hard_stop, 1);
  6798. qeth_clear_ipacmd_list(card);
  6799. card->state = CARD_STATE_HARDSETUP;
  6800. }
  6801. if (card->state == CARD_STATE_HARDSETUP) {
  6802. if ((!card->use_hard_stop) &&
  6803. (!card->options.layer2))
  6804. if ((rc = qeth_put_unique_id(card)))
  6805. QETH_DBF_TEXT_(setup, 2, "2err%d", rc);
  6806. qeth_qdio_clear_card(card, 0);
  6807. qeth_clear_qdio_buffers(card);
  6808. qeth_clear_working_pool_list(card);
  6809. card->state = CARD_STATE_DOWN;
  6810. }
  6811. if (card->state == CARD_STATE_DOWN) {
  6812. qeth_clear_cmd_buffers(&card->read);
  6813. qeth_clear_cmd_buffers(&card->write);
  6814. }
  6815. card->use_hard_stop = 0;
  6816. return rc;
  6817. }
  6818. static int
  6819. qeth_get_unique_id(struct qeth_card *card)
  6820. {
  6821. int rc = 0;
  6822. #ifdef CONFIG_QETH_IPV6
  6823. struct qeth_cmd_buffer *iob;
  6824. struct qeth_ipa_cmd *cmd;
  6825. QETH_DBF_TEXT(setup, 2, "guniqeid");
  6826. if (!qeth_is_supported(card,IPA_IPV6)) {
  6827. card->info.unique_id = UNIQUE_ID_IF_CREATE_ADDR_FAILED |
  6828. UNIQUE_ID_NOT_BY_CARD;
  6829. return 0;
  6830. }
  6831. iob = qeth_get_ipacmd_buffer(card, IPA_CMD_CREATE_ADDR,
  6832. QETH_PROT_IPV6);
  6833. cmd = (struct qeth_ipa_cmd *)(iob->data+IPA_PDU_HEADER_SIZE);
  6834. *((__u16 *) &cmd->data.create_destroy_addr.unique_id[6]) =
  6835. card->info.unique_id;
  6836. rc = qeth_send_ipa_cmd(card, iob, qeth_get_unique_id_cb, NULL);
  6837. #else
  6838. card->info.unique_id = UNIQUE_ID_IF_CREATE_ADDR_FAILED |
  6839. UNIQUE_ID_NOT_BY_CARD;
  6840. #endif
  6841. return rc;
  6842. }
  6843. static void
  6844. qeth_print_status_with_portname(struct qeth_card *card)
  6845. {
  6846. char dbf_text[15];
  6847. int i;
  6848. sprintf(dbf_text, "%s", card->info.portname + 1);
  6849. for (i = 0; i < 8; i++)
  6850. dbf_text[i] =
  6851. (char) _ebcasc[(__u8) dbf_text[i]];
  6852. dbf_text[8] = 0;
  6853. printk("qeth: Device %s/%s/%s is a%s card%s%s%s\n"
  6854. "with link type %s (portname: %s)\n",
  6855. CARD_RDEV_ID(card),
  6856. CARD_WDEV_ID(card),
  6857. CARD_DDEV_ID(card),
  6858. qeth_get_cardname(card),
  6859. (card->info.mcl_level[0]) ? " (level: " : "",
  6860. (card->info.mcl_level[0]) ? card->info.mcl_level : "",
  6861. (card->info.mcl_level[0]) ? ")" : "",
  6862. qeth_get_cardname_short(card),
  6863. dbf_text);
  6864. }
  6865. static void
  6866. qeth_print_status_no_portname(struct qeth_card *card)
  6867. {
  6868. if (card->info.portname[0])
  6869. printk("qeth: Device %s/%s/%s is a%s "
  6870. "card%s%s%s\nwith link type %s "
  6871. "(no portname needed by interface).\n",
  6872. CARD_RDEV_ID(card),
  6873. CARD_WDEV_ID(card),
  6874. CARD_DDEV_ID(card),
  6875. qeth_get_cardname(card),
  6876. (card->info.mcl_level[0]) ? " (level: " : "",
  6877. (card->info.mcl_level[0]) ? card->info.mcl_level : "",
  6878. (card->info.mcl_level[0]) ? ")" : "",
  6879. qeth_get_cardname_short(card));
  6880. else
  6881. printk("qeth: Device %s/%s/%s is a%s "
  6882. "card%s%s%s\nwith link type %s.\n",
  6883. CARD_RDEV_ID(card),
  6884. CARD_WDEV_ID(card),
  6885. CARD_DDEV_ID(card),
  6886. qeth_get_cardname(card),
  6887. (card->info.mcl_level[0]) ? " (level: " : "",
  6888. (card->info.mcl_level[0]) ? card->info.mcl_level : "",
  6889. (card->info.mcl_level[0]) ? ")" : "",
  6890. qeth_get_cardname_short(card));
  6891. }
  6892. static void
  6893. qeth_print_status_message(struct qeth_card *card)
  6894. {
  6895. switch (card->info.type) {
  6896. case QETH_CARD_TYPE_OSAE:
  6897. /* VM will use a non-zero first character
  6898. * to indicate a HiperSockets like reporting
  6899. * of the level OSA sets the first character to zero
  6900. * */
  6901. if (!card->info.mcl_level[0]) {
  6902. sprintf(card->info.mcl_level,"%02x%02x",
  6903. card->info.mcl_level[2],
  6904. card->info.mcl_level[3]);
  6905. card->info.mcl_level[QETH_MCL_LENGTH] = 0;
  6906. break;
  6907. }
  6908. /* fallthrough */
  6909. case QETH_CARD_TYPE_IQD:
  6910. card->info.mcl_level[0] = (char) _ebcasc[(__u8)
  6911. card->info.mcl_level[0]];
  6912. card->info.mcl_level[1] = (char) _ebcasc[(__u8)
  6913. card->info.mcl_level[1]];
  6914. card->info.mcl_level[2] = (char) _ebcasc[(__u8)
  6915. card->info.mcl_level[2]];
  6916. card->info.mcl_level[3] = (char) _ebcasc[(__u8)
  6917. card->info.mcl_level[3]];
  6918. card->info.mcl_level[QETH_MCL_LENGTH] = 0;
  6919. break;
  6920. default:
  6921. memset(&card->info.mcl_level[0], 0, QETH_MCL_LENGTH + 1);
  6922. }
  6923. if (card->info.portname_required)
  6924. qeth_print_status_with_portname(card);
  6925. else
  6926. qeth_print_status_no_portname(card);
  6927. }
  6928. static int
  6929. qeth_register_netdev(struct qeth_card *card)
  6930. {
  6931. QETH_DBF_TEXT(setup, 3, "regnetd");
  6932. if (card->dev->reg_state != NETREG_UNINITIALIZED) {
  6933. qeth_netdev_init(card->dev);
  6934. return 0;
  6935. }
  6936. /* sysfs magic */
  6937. SET_NETDEV_DEV(card->dev, &card->gdev->dev);
  6938. return register_netdev(card->dev);
  6939. }
  6940. static void
  6941. qeth_start_again(struct qeth_card *card, int recovery_mode)
  6942. {
  6943. QETH_DBF_TEXT(setup ,2, "startag");
  6944. if (recovery_mode &&
  6945. card->info.type != QETH_CARD_TYPE_OSN) {
  6946. qeth_open(card->dev);
  6947. } else {
  6948. rtnl_lock();
  6949. dev_open(card->dev);
  6950. rtnl_unlock();
  6951. }
  6952. /* this also sets saved unicast addresses */
  6953. qeth_set_multicast_list(card->dev);
  6954. }
  6955. /* Layer 2 specific stuff */
  6956. #define IGNORE_PARAM_EQ(option,value,reset_value,msg) \
  6957. if (card->options.option == value) { \
  6958. PRINT_ERR("%s not supported with layer 2 " \
  6959. "functionality, ignoring option on read" \
  6960. "channel device %s .\n",msg,CARD_RDEV_ID(card)); \
  6961. card->options.option = reset_value; \
  6962. }
  6963. #define IGNORE_PARAM_NEQ(option,value,reset_value,msg) \
  6964. if (card->options.option != value) { \
  6965. PRINT_ERR("%s not supported with layer 2 " \
  6966. "functionality, ignoring option on read" \
  6967. "channel device %s .\n",msg,CARD_RDEV_ID(card)); \
  6968. card->options.option = reset_value; \
  6969. }
  6970. static void qeth_make_parameters_consistent(struct qeth_card *card)
  6971. {
  6972. if (card->options.layer2 == 0)
  6973. return;
  6974. if (card->info.type == QETH_CARD_TYPE_OSN)
  6975. return;
  6976. if (card->info.type == QETH_CARD_TYPE_IQD) {
  6977. PRINT_ERR("Device %s does not support layer 2 functionality." \
  6978. " Ignoring layer2 option.\n",CARD_BUS_ID(card));
  6979. card->options.layer2 = 0;
  6980. return;
  6981. }
  6982. IGNORE_PARAM_NEQ(route4.type, NO_ROUTER, NO_ROUTER,
  6983. "Routing options are");
  6984. #ifdef CONFIG_QETH_IPV6
  6985. IGNORE_PARAM_NEQ(route6.type, NO_ROUTER, NO_ROUTER,
  6986. "Routing options are");
  6987. #endif
  6988. IGNORE_PARAM_EQ(checksum_type, HW_CHECKSUMMING,
  6989. QETH_CHECKSUM_DEFAULT,
  6990. "Checksumming options are");
  6991. IGNORE_PARAM_NEQ(broadcast_mode, QETH_TR_BROADCAST_ALLRINGS,
  6992. QETH_TR_BROADCAST_ALLRINGS,
  6993. "Broadcast mode options are");
  6994. IGNORE_PARAM_NEQ(macaddr_mode, QETH_TR_MACADDR_NONCANONICAL,
  6995. QETH_TR_MACADDR_NONCANONICAL,
  6996. "Canonical MAC addr options are");
  6997. IGNORE_PARAM_NEQ(fake_broadcast, 0, 0,
  6998. "Broadcast faking options are");
  6999. IGNORE_PARAM_NEQ(add_hhlen, DEFAULT_ADD_HHLEN,
  7000. DEFAULT_ADD_HHLEN,"Option add_hhlen is");
  7001. IGNORE_PARAM_NEQ(fake_ll, 0, 0,"Option fake_ll is");
  7002. }
  7003. static int
  7004. __qeth_set_online(struct ccwgroup_device *gdev, int recovery_mode)
  7005. {
  7006. struct qeth_card *card = gdev->dev.driver_data;
  7007. int rc = 0;
  7008. enum qeth_card_states recover_flag;
  7009. BUG_ON(!card);
  7010. QETH_DBF_TEXT(setup ,2, "setonlin");
  7011. QETH_DBF_HEX(setup, 2, &card, sizeof(void *));
  7012. qeth_set_allowed_threads(card, QETH_RECOVER_THREAD, 1);
  7013. if (qeth_wait_for_threads(card, ~QETH_RECOVER_THREAD)){
  7014. PRINT_WARN("set_online of card %s interrupted by user!\n",
  7015. CARD_BUS_ID(card));
  7016. return -ERESTARTSYS;
  7017. }
  7018. recover_flag = card->state;
  7019. if ((rc = ccw_device_set_online(CARD_RDEV(card))) ||
  7020. (rc = ccw_device_set_online(CARD_WDEV(card))) ||
  7021. (rc = ccw_device_set_online(CARD_DDEV(card)))){
  7022. QETH_DBF_TEXT_(setup, 2, "1err%d", rc);
  7023. return -EIO;
  7024. }
  7025. qeth_make_parameters_consistent(card);
  7026. if ((rc = qeth_hardsetup_card(card))){
  7027. QETH_DBF_TEXT_(setup, 2, "2err%d", rc);
  7028. goto out_remove;
  7029. }
  7030. card->state = CARD_STATE_HARDSETUP;
  7031. if (!(rc = qeth_query_ipassists(card,QETH_PROT_IPV4)))
  7032. rc = qeth_get_unique_id(card);
  7033. if (rc && card->options.layer2 == 0) {
  7034. QETH_DBF_TEXT_(setup, 2, "3err%d", rc);
  7035. goto out_remove;
  7036. }
  7037. qeth_print_status_message(card);
  7038. if ((rc = qeth_register_netdev(card))){
  7039. QETH_DBF_TEXT_(setup, 2, "4err%d", rc);
  7040. goto out_remove;
  7041. }
  7042. if ((rc = qeth_softsetup_card(card))){
  7043. QETH_DBF_TEXT_(setup, 2, "5err%d", rc);
  7044. goto out_remove;
  7045. }
  7046. card->state = CARD_STATE_SOFTSETUP;
  7047. if ((rc = qeth_init_qdio_queues(card))){
  7048. QETH_DBF_TEXT_(setup, 2, "6err%d", rc);
  7049. goto out_remove;
  7050. }
  7051. /*maybe it was set offline without ifconfig down
  7052. * we can also use this state for recovery purposes*/
  7053. qeth_set_allowed_threads(card, 0xffffffff, 0);
  7054. if (recover_flag == CARD_STATE_RECOVER)
  7055. qeth_start_again(card, recovery_mode);
  7056. qeth_notify_processes();
  7057. return 0;
  7058. out_remove:
  7059. card->use_hard_stop = 1;
  7060. qeth_stop_card(card, 0);
  7061. ccw_device_set_offline(CARD_DDEV(card));
  7062. ccw_device_set_offline(CARD_WDEV(card));
  7063. ccw_device_set_offline(CARD_RDEV(card));
  7064. if (recover_flag == CARD_STATE_RECOVER)
  7065. card->state = CARD_STATE_RECOVER;
  7066. else
  7067. card->state = CARD_STATE_DOWN;
  7068. return -ENODEV;
  7069. }
  7070. static int
  7071. qeth_set_online(struct ccwgroup_device *gdev)
  7072. {
  7073. return __qeth_set_online(gdev, 0);
  7074. }
  7075. static struct ccw_device_id qeth_ids[] = {
  7076. {CCW_DEVICE(0x1731, 0x01), driver_info:QETH_CARD_TYPE_OSAE},
  7077. {CCW_DEVICE(0x1731, 0x05), driver_info:QETH_CARD_TYPE_IQD},
  7078. {CCW_DEVICE(0x1731, 0x06), driver_info:QETH_CARD_TYPE_OSN},
  7079. {},
  7080. };
  7081. MODULE_DEVICE_TABLE(ccw, qeth_ids);
  7082. struct device *qeth_root_dev = NULL;
  7083. struct ccwgroup_driver qeth_ccwgroup_driver = {
  7084. .owner = THIS_MODULE,
  7085. .name = "qeth",
  7086. .driver_id = 0xD8C5E3C8,
  7087. .probe = qeth_probe_device,
  7088. .remove = qeth_remove_device,
  7089. .set_online = qeth_set_online,
  7090. .set_offline = qeth_set_offline,
  7091. };
  7092. struct ccw_driver qeth_ccw_driver = {
  7093. .name = "qeth",
  7094. .ids = qeth_ids,
  7095. .probe = ccwgroup_probe_ccwdev,
  7096. .remove = ccwgroup_remove_ccwdev,
  7097. };
  7098. static void
  7099. qeth_unregister_dbf_views(void)
  7100. {
  7101. if (qeth_dbf_setup)
  7102. debug_unregister(qeth_dbf_setup);
  7103. if (qeth_dbf_qerr)
  7104. debug_unregister(qeth_dbf_qerr);
  7105. if (qeth_dbf_sense)
  7106. debug_unregister(qeth_dbf_sense);
  7107. if (qeth_dbf_misc)
  7108. debug_unregister(qeth_dbf_misc);
  7109. if (qeth_dbf_data)
  7110. debug_unregister(qeth_dbf_data);
  7111. if (qeth_dbf_control)
  7112. debug_unregister(qeth_dbf_control);
  7113. if (qeth_dbf_trace)
  7114. debug_unregister(qeth_dbf_trace);
  7115. }
  7116. static int
  7117. qeth_register_dbf_views(void)
  7118. {
  7119. qeth_dbf_setup = debug_register(QETH_DBF_SETUP_NAME,
  7120. QETH_DBF_SETUP_PAGES,
  7121. QETH_DBF_SETUP_NR_AREAS,
  7122. QETH_DBF_SETUP_LEN);
  7123. qeth_dbf_misc = debug_register(QETH_DBF_MISC_NAME,
  7124. QETH_DBF_MISC_PAGES,
  7125. QETH_DBF_MISC_NR_AREAS,
  7126. QETH_DBF_MISC_LEN);
  7127. qeth_dbf_data = debug_register(QETH_DBF_DATA_NAME,
  7128. QETH_DBF_DATA_PAGES,
  7129. QETH_DBF_DATA_NR_AREAS,
  7130. QETH_DBF_DATA_LEN);
  7131. qeth_dbf_control = debug_register(QETH_DBF_CONTROL_NAME,
  7132. QETH_DBF_CONTROL_PAGES,
  7133. QETH_DBF_CONTROL_NR_AREAS,
  7134. QETH_DBF_CONTROL_LEN);
  7135. qeth_dbf_sense = debug_register(QETH_DBF_SENSE_NAME,
  7136. QETH_DBF_SENSE_PAGES,
  7137. QETH_DBF_SENSE_NR_AREAS,
  7138. QETH_DBF_SENSE_LEN);
  7139. qeth_dbf_qerr = debug_register(QETH_DBF_QERR_NAME,
  7140. QETH_DBF_QERR_PAGES,
  7141. QETH_DBF_QERR_NR_AREAS,
  7142. QETH_DBF_QERR_LEN);
  7143. qeth_dbf_trace = debug_register(QETH_DBF_TRACE_NAME,
  7144. QETH_DBF_TRACE_PAGES,
  7145. QETH_DBF_TRACE_NR_AREAS,
  7146. QETH_DBF_TRACE_LEN);
  7147. if ((qeth_dbf_setup == NULL) || (qeth_dbf_misc == NULL) ||
  7148. (qeth_dbf_data == NULL) || (qeth_dbf_control == NULL) ||
  7149. (qeth_dbf_sense == NULL) || (qeth_dbf_qerr == NULL) ||
  7150. (qeth_dbf_trace == NULL)) {
  7151. qeth_unregister_dbf_views();
  7152. return -ENOMEM;
  7153. }
  7154. debug_register_view(qeth_dbf_setup, &debug_hex_ascii_view);
  7155. debug_set_level(qeth_dbf_setup, QETH_DBF_SETUP_LEVEL);
  7156. debug_register_view(qeth_dbf_misc, &debug_hex_ascii_view);
  7157. debug_set_level(qeth_dbf_misc, QETH_DBF_MISC_LEVEL);
  7158. debug_register_view(qeth_dbf_data, &debug_hex_ascii_view);
  7159. debug_set_level(qeth_dbf_data, QETH_DBF_DATA_LEVEL);
  7160. debug_register_view(qeth_dbf_control, &debug_hex_ascii_view);
  7161. debug_set_level(qeth_dbf_control, QETH_DBF_CONTROL_LEVEL);
  7162. debug_register_view(qeth_dbf_sense, &debug_hex_ascii_view);
  7163. debug_set_level(qeth_dbf_sense, QETH_DBF_SENSE_LEVEL);
  7164. debug_register_view(qeth_dbf_qerr, &debug_hex_ascii_view);
  7165. debug_set_level(qeth_dbf_qerr, QETH_DBF_QERR_LEVEL);
  7166. debug_register_view(qeth_dbf_trace, &debug_hex_ascii_view);
  7167. debug_set_level(qeth_dbf_trace, QETH_DBF_TRACE_LEVEL);
  7168. return 0;
  7169. }
  7170. #ifdef CONFIG_QETH_IPV6
  7171. extern struct neigh_table arp_tbl;
  7172. static struct neigh_ops *arp_direct_ops;
  7173. static int (*qeth_old_arp_constructor) (struct neighbour *);
  7174. static struct neigh_ops arp_direct_ops_template = {
  7175. .family = AF_INET,
  7176. .destructor = NULL,
  7177. .solicit = NULL,
  7178. .error_report = NULL,
  7179. .output = dev_queue_xmit,
  7180. .connected_output = dev_queue_xmit,
  7181. .hh_output = dev_queue_xmit,
  7182. .queue_xmit = dev_queue_xmit
  7183. };
  7184. static int
  7185. qeth_arp_constructor(struct neighbour *neigh)
  7186. {
  7187. struct net_device *dev = neigh->dev;
  7188. struct in_device *in_dev;
  7189. struct neigh_parms *parms;
  7190. struct qeth_card *card;
  7191. card = qeth_get_card_from_dev(dev);
  7192. if (card == NULL)
  7193. goto out;
  7194. if((card->options.layer2) ||
  7195. (card->dev->hard_header == qeth_fake_header))
  7196. goto out;
  7197. rcu_read_lock();
  7198. in_dev = __in_dev_get_rcu(dev);
  7199. if (in_dev == NULL) {
  7200. rcu_read_unlock();
  7201. return -EINVAL;
  7202. }
  7203. parms = in_dev->arp_parms;
  7204. __neigh_parms_put(neigh->parms);
  7205. neigh->parms = neigh_parms_clone(parms);
  7206. rcu_read_unlock();
  7207. neigh->type = inet_addr_type(*(u32 *) neigh->primary_key);
  7208. neigh->nud_state = NUD_NOARP;
  7209. neigh->ops = arp_direct_ops;
  7210. neigh->output = neigh->ops->queue_xmit;
  7211. return 0;
  7212. out:
  7213. return qeth_old_arp_constructor(neigh);
  7214. }
  7215. #endif /*CONFIG_QETH_IPV6*/
  7216. /*
  7217. * IP address takeover related functions
  7218. */
  7219. static void
  7220. qeth_clear_ipato_list(struct qeth_card *card)
  7221. {
  7222. struct qeth_ipato_entry *ipatoe, *tmp;
  7223. unsigned long flags;
  7224. spin_lock_irqsave(&card->ip_lock, flags);
  7225. list_for_each_entry_safe(ipatoe, tmp, &card->ipato.entries, entry) {
  7226. list_del(&ipatoe->entry);
  7227. kfree(ipatoe);
  7228. }
  7229. spin_unlock_irqrestore(&card->ip_lock, flags);
  7230. }
  7231. int
  7232. qeth_add_ipato_entry(struct qeth_card *card, struct qeth_ipato_entry *new)
  7233. {
  7234. struct qeth_ipato_entry *ipatoe;
  7235. unsigned long flags;
  7236. int rc = 0;
  7237. QETH_DBF_TEXT(trace, 2, "addipato");
  7238. spin_lock_irqsave(&card->ip_lock, flags);
  7239. list_for_each_entry(ipatoe, &card->ipato.entries, entry){
  7240. if (ipatoe->proto != new->proto)
  7241. continue;
  7242. if (!memcmp(ipatoe->addr, new->addr,
  7243. (ipatoe->proto == QETH_PROT_IPV4)? 4:16) &&
  7244. (ipatoe->mask_bits == new->mask_bits)){
  7245. PRINT_WARN("ipato entry already exists!\n");
  7246. rc = -EEXIST;
  7247. break;
  7248. }
  7249. }
  7250. if (!rc) {
  7251. list_add_tail(&new->entry, &card->ipato.entries);
  7252. }
  7253. spin_unlock_irqrestore(&card->ip_lock, flags);
  7254. return rc;
  7255. }
  7256. void
  7257. qeth_del_ipato_entry(struct qeth_card *card, enum qeth_prot_versions proto,
  7258. u8 *addr, int mask_bits)
  7259. {
  7260. struct qeth_ipato_entry *ipatoe, *tmp;
  7261. unsigned long flags;
  7262. QETH_DBF_TEXT(trace, 2, "delipato");
  7263. spin_lock_irqsave(&card->ip_lock, flags);
  7264. list_for_each_entry_safe(ipatoe, tmp, &card->ipato.entries, entry){
  7265. if (ipatoe->proto != proto)
  7266. continue;
  7267. if (!memcmp(ipatoe->addr, addr,
  7268. (proto == QETH_PROT_IPV4)? 4:16) &&
  7269. (ipatoe->mask_bits == mask_bits)){
  7270. list_del(&ipatoe->entry);
  7271. kfree(ipatoe);
  7272. }
  7273. }
  7274. spin_unlock_irqrestore(&card->ip_lock, flags);
  7275. }
  7276. static inline void
  7277. qeth_convert_addr_to_bits(u8 *addr, u8 *bits, int len)
  7278. {
  7279. int i, j;
  7280. u8 octet;
  7281. for (i = 0; i < len; ++i){
  7282. octet = addr[i];
  7283. for (j = 7; j >= 0; --j){
  7284. bits[i*8 + j] = octet & 1;
  7285. octet >>= 1;
  7286. }
  7287. }
  7288. }
  7289. static int
  7290. qeth_is_addr_covered_by_ipato(struct qeth_card *card, struct qeth_ipaddr *addr)
  7291. {
  7292. struct qeth_ipato_entry *ipatoe;
  7293. u8 addr_bits[128] = {0, };
  7294. u8 ipatoe_bits[128] = {0, };
  7295. int rc = 0;
  7296. if (!card->ipato.enabled)
  7297. return 0;
  7298. qeth_convert_addr_to_bits((u8 *) &addr->u, addr_bits,
  7299. (addr->proto == QETH_PROT_IPV4)? 4:16);
  7300. list_for_each_entry(ipatoe, &card->ipato.entries, entry){
  7301. if (addr->proto != ipatoe->proto)
  7302. continue;
  7303. qeth_convert_addr_to_bits(ipatoe->addr, ipatoe_bits,
  7304. (ipatoe->proto==QETH_PROT_IPV4) ?
  7305. 4:16);
  7306. if (addr->proto == QETH_PROT_IPV4)
  7307. rc = !memcmp(addr_bits, ipatoe_bits,
  7308. min(32, ipatoe->mask_bits));
  7309. else
  7310. rc = !memcmp(addr_bits, ipatoe_bits,
  7311. min(128, ipatoe->mask_bits));
  7312. if (rc)
  7313. break;
  7314. }
  7315. /* invert? */
  7316. if ((addr->proto == QETH_PROT_IPV4) && card->ipato.invert4)
  7317. rc = !rc;
  7318. else if ((addr->proto == QETH_PROT_IPV6) && card->ipato.invert6)
  7319. rc = !rc;
  7320. return rc;
  7321. }
  7322. /*
  7323. * VIPA related functions
  7324. */
  7325. int
  7326. qeth_add_vipa(struct qeth_card *card, enum qeth_prot_versions proto,
  7327. const u8 *addr)
  7328. {
  7329. struct qeth_ipaddr *ipaddr;
  7330. unsigned long flags;
  7331. int rc = 0;
  7332. ipaddr = qeth_get_addr_buffer(proto);
  7333. if (ipaddr){
  7334. if (proto == QETH_PROT_IPV4){
  7335. QETH_DBF_TEXT(trace, 2, "addvipa4");
  7336. memcpy(&ipaddr->u.a4.addr, addr, 4);
  7337. ipaddr->u.a4.mask = 0;
  7338. #ifdef CONFIG_QETH_IPV6
  7339. } else if (proto == QETH_PROT_IPV6){
  7340. QETH_DBF_TEXT(trace, 2, "addvipa6");
  7341. memcpy(&ipaddr->u.a6.addr, addr, 16);
  7342. ipaddr->u.a6.pfxlen = 0;
  7343. #endif
  7344. }
  7345. ipaddr->type = QETH_IP_TYPE_VIPA;
  7346. ipaddr->set_flags = QETH_IPA_SETIP_VIPA_FLAG;
  7347. ipaddr->del_flags = QETH_IPA_DELIP_VIPA_FLAG;
  7348. } else
  7349. return -ENOMEM;
  7350. spin_lock_irqsave(&card->ip_lock, flags);
  7351. if (__qeth_address_exists_in_list(&card->ip_list, ipaddr, 0) ||
  7352. __qeth_address_exists_in_list(card->ip_tbd_list, ipaddr, 0))
  7353. rc = -EEXIST;
  7354. spin_unlock_irqrestore(&card->ip_lock, flags);
  7355. if (rc){
  7356. PRINT_WARN("Cannot add VIPA. Address already exists!\n");
  7357. return rc;
  7358. }
  7359. if (!qeth_add_ip(card, ipaddr))
  7360. kfree(ipaddr);
  7361. if (qeth_set_thread_start_bit(card, QETH_SET_IP_THREAD) == 0)
  7362. schedule_work(&card->kernel_thread_starter);
  7363. return rc;
  7364. }
  7365. void
  7366. qeth_del_vipa(struct qeth_card *card, enum qeth_prot_versions proto,
  7367. const u8 *addr)
  7368. {
  7369. struct qeth_ipaddr *ipaddr;
  7370. ipaddr = qeth_get_addr_buffer(proto);
  7371. if (ipaddr){
  7372. if (proto == QETH_PROT_IPV4){
  7373. QETH_DBF_TEXT(trace, 2, "delvipa4");
  7374. memcpy(&ipaddr->u.a4.addr, addr, 4);
  7375. ipaddr->u.a4.mask = 0;
  7376. #ifdef CONFIG_QETH_IPV6
  7377. } else if (proto == QETH_PROT_IPV6){
  7378. QETH_DBF_TEXT(trace, 2, "delvipa6");
  7379. memcpy(&ipaddr->u.a6.addr, addr, 16);
  7380. ipaddr->u.a6.pfxlen = 0;
  7381. #endif
  7382. }
  7383. ipaddr->type = QETH_IP_TYPE_VIPA;
  7384. } else
  7385. return;
  7386. if (!qeth_delete_ip(card, ipaddr))
  7387. kfree(ipaddr);
  7388. if (qeth_set_thread_start_bit(card, QETH_SET_IP_THREAD) == 0)
  7389. schedule_work(&card->kernel_thread_starter);
  7390. }
  7391. /*
  7392. * proxy ARP related functions
  7393. */
  7394. int
  7395. qeth_add_rxip(struct qeth_card *card, enum qeth_prot_versions proto,
  7396. const u8 *addr)
  7397. {
  7398. struct qeth_ipaddr *ipaddr;
  7399. unsigned long flags;
  7400. int rc = 0;
  7401. ipaddr = qeth_get_addr_buffer(proto);
  7402. if (ipaddr){
  7403. if (proto == QETH_PROT_IPV4){
  7404. QETH_DBF_TEXT(trace, 2, "addrxip4");
  7405. memcpy(&ipaddr->u.a4.addr, addr, 4);
  7406. ipaddr->u.a4.mask = 0;
  7407. #ifdef CONFIG_QETH_IPV6
  7408. } else if (proto == QETH_PROT_IPV6){
  7409. QETH_DBF_TEXT(trace, 2, "addrxip6");
  7410. memcpy(&ipaddr->u.a6.addr, addr, 16);
  7411. ipaddr->u.a6.pfxlen = 0;
  7412. #endif
  7413. }
  7414. ipaddr->type = QETH_IP_TYPE_RXIP;
  7415. ipaddr->set_flags = QETH_IPA_SETIP_TAKEOVER_FLAG;
  7416. ipaddr->del_flags = 0;
  7417. } else
  7418. return -ENOMEM;
  7419. spin_lock_irqsave(&card->ip_lock, flags);
  7420. if (__qeth_address_exists_in_list(&card->ip_list, ipaddr, 0) ||
  7421. __qeth_address_exists_in_list(card->ip_tbd_list, ipaddr, 0))
  7422. rc = -EEXIST;
  7423. spin_unlock_irqrestore(&card->ip_lock, flags);
  7424. if (rc){
  7425. PRINT_WARN("Cannot add RXIP. Address already exists!\n");
  7426. return rc;
  7427. }
  7428. if (!qeth_add_ip(card, ipaddr))
  7429. kfree(ipaddr);
  7430. if (qeth_set_thread_start_bit(card, QETH_SET_IP_THREAD) == 0)
  7431. schedule_work(&card->kernel_thread_starter);
  7432. return 0;
  7433. }
  7434. void
  7435. qeth_del_rxip(struct qeth_card *card, enum qeth_prot_versions proto,
  7436. const u8 *addr)
  7437. {
  7438. struct qeth_ipaddr *ipaddr;
  7439. ipaddr = qeth_get_addr_buffer(proto);
  7440. if (ipaddr){
  7441. if (proto == QETH_PROT_IPV4){
  7442. QETH_DBF_TEXT(trace, 2, "addrxip4");
  7443. memcpy(&ipaddr->u.a4.addr, addr, 4);
  7444. ipaddr->u.a4.mask = 0;
  7445. #ifdef CONFIG_QETH_IPV6
  7446. } else if (proto == QETH_PROT_IPV6){
  7447. QETH_DBF_TEXT(trace, 2, "addrxip6");
  7448. memcpy(&ipaddr->u.a6.addr, addr, 16);
  7449. ipaddr->u.a6.pfxlen = 0;
  7450. #endif
  7451. }
  7452. ipaddr->type = QETH_IP_TYPE_RXIP;
  7453. } else
  7454. return;
  7455. if (!qeth_delete_ip(card, ipaddr))
  7456. kfree(ipaddr);
  7457. if (qeth_set_thread_start_bit(card, QETH_SET_IP_THREAD) == 0)
  7458. schedule_work(&card->kernel_thread_starter);
  7459. }
  7460. /**
  7461. * IP event handler
  7462. */
  7463. static int
  7464. qeth_ip_event(struct notifier_block *this,
  7465. unsigned long event,void *ptr)
  7466. {
  7467. struct in_ifaddr *ifa = (struct in_ifaddr *)ptr;
  7468. struct net_device *dev =(struct net_device *) ifa->ifa_dev->dev;
  7469. struct qeth_ipaddr *addr;
  7470. struct qeth_card *card;
  7471. QETH_DBF_TEXT(trace,3,"ipevent");
  7472. card = qeth_get_card_from_dev(dev);
  7473. if (!card)
  7474. return NOTIFY_DONE;
  7475. if (card->options.layer2)
  7476. return NOTIFY_DONE;
  7477. addr = qeth_get_addr_buffer(QETH_PROT_IPV4);
  7478. if (addr != NULL) {
  7479. addr->u.a4.addr = ifa->ifa_address;
  7480. addr->u.a4.mask = ifa->ifa_mask;
  7481. addr->type = QETH_IP_TYPE_NORMAL;
  7482. } else
  7483. goto out;
  7484. switch(event) {
  7485. case NETDEV_UP:
  7486. if (!qeth_add_ip(card, addr))
  7487. kfree(addr);
  7488. break;
  7489. case NETDEV_DOWN:
  7490. if (!qeth_delete_ip(card, addr))
  7491. kfree(addr);
  7492. break;
  7493. default:
  7494. break;
  7495. }
  7496. if (qeth_set_thread_start_bit(card, QETH_SET_IP_THREAD) == 0)
  7497. schedule_work(&card->kernel_thread_starter);
  7498. out:
  7499. return NOTIFY_DONE;
  7500. }
  7501. static struct notifier_block qeth_ip_notifier = {
  7502. qeth_ip_event,
  7503. 0
  7504. };
  7505. #ifdef CONFIG_QETH_IPV6
  7506. /**
  7507. * IPv6 event handler
  7508. */
  7509. static int
  7510. qeth_ip6_event(struct notifier_block *this,
  7511. unsigned long event,void *ptr)
  7512. {
  7513. struct inet6_ifaddr *ifa = (struct inet6_ifaddr *)ptr;
  7514. struct net_device *dev = (struct net_device *)ifa->idev->dev;
  7515. struct qeth_ipaddr *addr;
  7516. struct qeth_card *card;
  7517. QETH_DBF_TEXT(trace,3,"ip6event");
  7518. card = qeth_get_card_from_dev(dev);
  7519. if (!card)
  7520. return NOTIFY_DONE;
  7521. if (!qeth_is_supported(card, IPA_IPV6))
  7522. return NOTIFY_DONE;
  7523. addr = qeth_get_addr_buffer(QETH_PROT_IPV6);
  7524. if (addr != NULL) {
  7525. memcpy(&addr->u.a6.addr, &ifa->addr, sizeof(struct in6_addr));
  7526. addr->u.a6.pfxlen = ifa->prefix_len;
  7527. addr->type = QETH_IP_TYPE_NORMAL;
  7528. } else
  7529. goto out;
  7530. switch(event) {
  7531. case NETDEV_UP:
  7532. if (!qeth_add_ip(card, addr))
  7533. kfree(addr);
  7534. break;
  7535. case NETDEV_DOWN:
  7536. if (!qeth_delete_ip(card, addr))
  7537. kfree(addr);
  7538. break;
  7539. default:
  7540. break;
  7541. }
  7542. if (qeth_set_thread_start_bit(card, QETH_SET_IP_THREAD) == 0)
  7543. schedule_work(&card->kernel_thread_starter);
  7544. out:
  7545. return NOTIFY_DONE;
  7546. }
  7547. static struct notifier_block qeth_ip6_notifier = {
  7548. qeth_ip6_event,
  7549. 0
  7550. };
  7551. #endif
  7552. static int
  7553. __qeth_reboot_event_card(struct device *dev, void *data)
  7554. {
  7555. struct qeth_card *card;
  7556. card = (struct qeth_card *) dev->driver_data;
  7557. qeth_clear_ip_list(card, 0, 0);
  7558. qeth_qdio_clear_card(card, 0);
  7559. return 0;
  7560. }
  7561. static int
  7562. qeth_reboot_event(struct notifier_block *this, unsigned long event, void *ptr)
  7563. {
  7564. driver_for_each_device(&qeth_ccwgroup_driver.driver, NULL, NULL,
  7565. __qeth_reboot_event_card);
  7566. return NOTIFY_DONE;
  7567. }
  7568. static struct notifier_block qeth_reboot_notifier = {
  7569. qeth_reboot_event,
  7570. 0
  7571. };
  7572. static int
  7573. qeth_register_notifiers(void)
  7574. {
  7575. int r;
  7576. QETH_DBF_TEXT(trace,5,"regnotif");
  7577. if ((r = register_reboot_notifier(&qeth_reboot_notifier)))
  7578. return r;
  7579. if ((r = register_inetaddr_notifier(&qeth_ip_notifier)))
  7580. goto out_reboot;
  7581. #ifdef CONFIG_QETH_IPV6
  7582. if ((r = register_inet6addr_notifier(&qeth_ip6_notifier)))
  7583. goto out_ipv4;
  7584. #endif
  7585. return 0;
  7586. #ifdef CONFIG_QETH_IPV6
  7587. out_ipv4:
  7588. unregister_inetaddr_notifier(&qeth_ip_notifier);
  7589. #endif
  7590. out_reboot:
  7591. unregister_reboot_notifier(&qeth_reboot_notifier);
  7592. return r;
  7593. }
  7594. /**
  7595. * unregister all event notifiers
  7596. */
  7597. static void
  7598. qeth_unregister_notifiers(void)
  7599. {
  7600. QETH_DBF_TEXT(trace,5,"unregnot");
  7601. BUG_ON(unregister_reboot_notifier(&qeth_reboot_notifier));
  7602. BUG_ON(unregister_inetaddr_notifier(&qeth_ip_notifier));
  7603. #ifdef CONFIG_QETH_IPV6
  7604. BUG_ON(unregister_inet6addr_notifier(&qeth_ip6_notifier));
  7605. #endif /* QETH_IPV6 */
  7606. }
  7607. #ifdef CONFIG_QETH_IPV6
  7608. static int
  7609. qeth_ipv6_init(void)
  7610. {
  7611. qeth_old_arp_constructor = arp_tbl.constructor;
  7612. write_lock(&arp_tbl.lock);
  7613. arp_tbl.constructor = qeth_arp_constructor;
  7614. write_unlock(&arp_tbl.lock);
  7615. arp_direct_ops = (struct neigh_ops*)
  7616. kmalloc(sizeof(struct neigh_ops), GFP_KERNEL);
  7617. if (!arp_direct_ops)
  7618. return -ENOMEM;
  7619. memcpy(arp_direct_ops, &arp_direct_ops_template,
  7620. sizeof(struct neigh_ops));
  7621. return 0;
  7622. }
  7623. static void
  7624. qeth_ipv6_uninit(void)
  7625. {
  7626. write_lock(&arp_tbl.lock);
  7627. arp_tbl.constructor = qeth_old_arp_constructor;
  7628. write_unlock(&arp_tbl.lock);
  7629. kfree(arp_direct_ops);
  7630. }
  7631. #endif /* CONFIG_QETH_IPV6 */
  7632. static void
  7633. qeth_sysfs_unregister(void)
  7634. {
  7635. qeth_remove_driver_attributes();
  7636. ccw_driver_unregister(&qeth_ccw_driver);
  7637. ccwgroup_driver_unregister(&qeth_ccwgroup_driver);
  7638. s390_root_dev_unregister(qeth_root_dev);
  7639. }
  7640. /**
  7641. * register qeth at sysfs
  7642. */
  7643. static int
  7644. qeth_sysfs_register(void)
  7645. {
  7646. int rc=0;
  7647. rc = ccwgroup_driver_register(&qeth_ccwgroup_driver);
  7648. if (rc)
  7649. return rc;
  7650. rc = ccw_driver_register(&qeth_ccw_driver);
  7651. if (rc)
  7652. return rc;
  7653. rc = qeth_create_driver_attributes();
  7654. if (rc)
  7655. return rc;
  7656. qeth_root_dev = s390_root_dev_register("qeth");
  7657. if (IS_ERR(qeth_root_dev)) {
  7658. rc = PTR_ERR(qeth_root_dev);
  7659. return rc;
  7660. }
  7661. return 0;
  7662. }
  7663. /***
  7664. * init function
  7665. */
  7666. static int __init
  7667. qeth_init(void)
  7668. {
  7669. int rc=0;
  7670. PRINT_INFO("loading %s (%s/%s/%s/%s/%s/%s/%s %s %s)\n",
  7671. version, VERSION_QETH_C, VERSION_QETH_H,
  7672. VERSION_QETH_MPC_H, VERSION_QETH_MPC_C,
  7673. VERSION_QETH_FS_H, VERSION_QETH_PROC_C,
  7674. VERSION_QETH_SYS_C, QETH_VERSION_IPV6,
  7675. QETH_VERSION_VLAN);
  7676. INIT_LIST_HEAD(&qeth_card_list.list);
  7677. INIT_LIST_HEAD(&qeth_notify_list);
  7678. spin_lock_init(&qeth_notify_lock);
  7679. rwlock_init(&qeth_card_list.rwlock);
  7680. if (qeth_register_dbf_views())
  7681. goto out_err;
  7682. if (qeth_sysfs_register())
  7683. goto out_sysfs;
  7684. #ifdef CONFIG_QETH_IPV6
  7685. if (qeth_ipv6_init()) {
  7686. PRINT_ERR("Out of memory during ipv6 init.\n");
  7687. goto out_sysfs;
  7688. }
  7689. #endif /* QETH_IPV6 */
  7690. if (qeth_register_notifiers())
  7691. goto out_ipv6;
  7692. if (qeth_create_procfs_entries())
  7693. goto out_notifiers;
  7694. return rc;
  7695. out_notifiers:
  7696. qeth_unregister_notifiers();
  7697. out_ipv6:
  7698. #ifdef CONFIG_QETH_IPV6
  7699. qeth_ipv6_uninit();
  7700. #endif /* QETH_IPV6 */
  7701. out_sysfs:
  7702. qeth_sysfs_unregister();
  7703. qeth_unregister_dbf_views();
  7704. out_err:
  7705. PRINT_ERR("Initialization failed");
  7706. return rc;
  7707. }
  7708. static void
  7709. __exit qeth_exit(void)
  7710. {
  7711. struct qeth_card *card, *tmp;
  7712. unsigned long flags;
  7713. QETH_DBF_TEXT(trace,1, "cleanup.");
  7714. /*
  7715. * Weed would not need to clean up our devices here, because the
  7716. * common device layer calls qeth_remove_device for each device
  7717. * as soon as we unregister our driver (done in qeth_sysfs_unregister).
  7718. * But we do cleanup here so we can do a "soft" shutdown of our cards.
  7719. * qeth_remove_device called by the common device layer would otherwise
  7720. * do a "hard" shutdown (card->use_hard_stop is set to one in
  7721. * qeth_remove_device).
  7722. */
  7723. again:
  7724. read_lock_irqsave(&qeth_card_list.rwlock, flags);
  7725. list_for_each_entry_safe(card, tmp, &qeth_card_list.list, list){
  7726. read_unlock_irqrestore(&qeth_card_list.rwlock, flags);
  7727. qeth_set_offline(card->gdev);
  7728. qeth_remove_device(card->gdev);
  7729. goto again;
  7730. }
  7731. read_unlock_irqrestore(&qeth_card_list.rwlock, flags);
  7732. #ifdef CONFIG_QETH_IPV6
  7733. qeth_ipv6_uninit();
  7734. #endif
  7735. qeth_unregister_notifiers();
  7736. qeth_remove_procfs_entries();
  7737. qeth_sysfs_unregister();
  7738. qeth_unregister_dbf_views();
  7739. printk("qeth: removed\n");
  7740. }
  7741. EXPORT_SYMBOL(qeth_osn_register);
  7742. EXPORT_SYMBOL(qeth_osn_deregister);
  7743. EXPORT_SYMBOL(qeth_osn_assist);
  7744. module_init(qeth_init);
  7745. module_exit(qeth_exit);
  7746. MODULE_AUTHOR("Frank Pavlic <pavlic@de.ibm.com>");
  7747. MODULE_DESCRIPTION("Linux on zSeries OSA Express and HiperSockets support\n" \
  7748. "Copyright 2000,2003 IBM Corporation\n");
  7749. MODULE_LICENSE("GPL");