en_netdev.c 47 KB

12345678910111213141516171819202122232425262728293031323334353637383940414243444546474849505152535455565758596061626364656667686970717273747576777879808182838485868788899091929394959697989910010110210310410510610710810911011111211311411511611711811912012112212312412512612712812913013113213313413513613713813914014114214314414514614714814915015115215315415515615715815916016116216316416516616716816917017117217317417517617717817918018118218318418518618718818919019119219319419519619719819920020120220320420520620720820921021121221321421521621721821922022122222322422522622722822923023123223323423523623723823924024124224324424524624724824925025125225325425525625725825926026126226326426526626726826927027127227327427527627727827928028128228328428528628728828929029129229329429529629729829930030130230330430530630730830931031131231331431531631731831932032132232332432532632732832933033133233333433533633733833934034134234334434534634734834935035135235335435535635735835936036136236336436536636736836937037137237337437537637737837938038138238338438538638738838939039139239339439539639739839940040140240340440540640740840941041141241341441541641741841942042142242342442542642742842943043143243343443543643743843944044144244344444544644744844945045145245345445545645745845946046146246346446546646746846947047147247347447547647747847948048148248348448548648748848949049149249349449549649749849950050150250350450550650750850951051151251351451551651751851952052152252352452552652752852953053153253353453553653753853954054154254354454554654754854955055155255355455555655755855956056156256356456556656756856957057157257357457557657757857958058158258358458558658758858959059159259359459559659759859960060160260360460560660760860961061161261361461561661761861962062162262362462562662762862963063163263363463563663763863964064164264364464564664764864965065165265365465565665765865966066166266366466566666766866967067167267367467567667767867968068168268368468568668768868969069169269369469569669769869970070170270370470570670770870971071171271371471571671771871972072172272372472572672772872973073173273373473573673773873974074174274374474574674774874975075175275375475575675775875976076176276376476576676776876977077177277377477577677777877978078178278378478578678778878979079179279379479579679779879980080180280380480580680780880981081181281381481581681781881982082182282382482582682782882983083183283383483583683783883984084184284384484584684784884985085185285385485585685785885986086186286386486586686786886987087187287387487587687787887988088188288388488588688788888989089189289389489589689789889990090190290390490590690790890991091191291391491591691791891992092192292392492592692792892993093193293393493593693793893994094194294394494594694794894995095195295395495595695795895996096196296396496596696796896997097197297397497597697797897998098198298398498598698798898999099199299399499599699799899910001001100210031004100510061007100810091010101110121013101410151016101710181019102010211022102310241025102610271028102910301031103210331034103510361037103810391040104110421043104410451046104710481049105010511052105310541055105610571058105910601061106210631064106510661067106810691070107110721073107410751076107710781079108010811082108310841085108610871088108910901091109210931094109510961097109810991100110111021103110411051106110711081109111011111112111311141115111611171118111911201121112211231124112511261127112811291130113111321133113411351136113711381139114011411142114311441145114611471148114911501151115211531154115511561157115811591160116111621163116411651166116711681169117011711172117311741175117611771178117911801181118211831184118511861187118811891190119111921193119411951196119711981199120012011202120312041205120612071208120912101211121212131214121512161217121812191220122112221223122412251226122712281229123012311232123312341235123612371238123912401241124212431244124512461247124812491250125112521253125412551256125712581259126012611262126312641265126612671268126912701271127212731274127512761277127812791280128112821283128412851286128712881289129012911292129312941295129612971298129913001301130213031304130513061307130813091310131113121313131413151316131713181319132013211322132313241325132613271328132913301331133213331334133513361337133813391340134113421343134413451346134713481349135013511352135313541355135613571358135913601361136213631364136513661367136813691370137113721373137413751376137713781379138013811382138313841385138613871388138913901391139213931394139513961397139813991400140114021403140414051406140714081409141014111412141314141415141614171418141914201421142214231424142514261427142814291430143114321433143414351436143714381439144014411442144314441445144614471448144914501451145214531454145514561457145814591460146114621463146414651466146714681469147014711472147314741475147614771478147914801481148214831484148514861487148814891490149114921493149414951496149714981499150015011502150315041505150615071508150915101511151215131514151515161517151815191520152115221523152415251526152715281529153015311532153315341535153615371538153915401541154215431544154515461547154815491550155115521553155415551556155715581559156015611562156315641565156615671568156915701571157215731574157515761577157815791580158115821583158415851586158715881589159015911592159315941595159615971598159916001601160216031604160516061607160816091610161116121613161416151616161716181619162016211622162316241625162616271628162916301631163216331634163516361637163816391640164116421643164416451646164716481649165016511652165316541655165616571658165916601661166216631664166516661667166816691670167116721673167416751676167716781679168016811682168316841685168616871688168916901691169216931694169516961697169816991700170117021703170417051706170717081709171017111712171317141715171617171718171917201721172217231724172517261727172817291730173117321733173417351736173717381739174017411742174317441745174617471748174917501751175217531754175517561757175817591760176117621763176417651766176717681769177017711772177317741775
  1. /*
  2. * Copyright (c) 2007 Mellanox Technologies. All rights reserved.
  3. *
  4. * This software is available to you under a choice of one of two
  5. * licenses. You may choose to be licensed under the terms of the GNU
  6. * General Public License (GPL) Version 2, available from the file
  7. * COPYING in the main directory of this source tree, or the
  8. * OpenIB.org BSD license below:
  9. *
  10. * Redistribution and use in source and binary forms, with or
  11. * without modification, are permitted provided that the following
  12. * conditions are met:
  13. *
  14. * - Redistributions of source code must retain the above
  15. * copyright notice, this list of conditions and the following
  16. * disclaimer.
  17. *
  18. * - Redistributions in binary form must reproduce the above
  19. * copyright notice, this list of conditions and the following
  20. * disclaimer in the documentation and/or other materials
  21. * provided with the distribution.
  22. *
  23. * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND,
  24. * EXPRESS OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF
  25. * MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND
  26. * NONINFRINGEMENT. IN NO EVENT SHALL THE AUTHORS OR COPYRIGHT HOLDERS
  27. * BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER LIABILITY, WHETHER IN AN
  28. * ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM, OUT OF OR IN
  29. * CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN THE
  30. * SOFTWARE.
  31. *
  32. */
  33. #include <linux/etherdevice.h>
  34. #include <linux/tcp.h>
  35. #include <linux/if_vlan.h>
  36. #include <linux/delay.h>
  37. #include <linux/slab.h>
  38. #include <linux/hash.h>
  39. #include <net/ip.h>
  40. #include <linux/mlx4/driver.h>
  41. #include <linux/mlx4/device.h>
  42. #include <linux/mlx4/cmd.h>
  43. #include <linux/mlx4/cq.h>
  44. #include "mlx4_en.h"
  45. #include "en_port.h"
  46. int mlx4_en_setup_tc(struct net_device *dev, u8 up)
  47. {
  48. struct mlx4_en_priv *priv = netdev_priv(dev);
  49. int i;
  50. unsigned int offset = 0;
  51. if (up && up != MLX4_EN_NUM_UP)
  52. return -EINVAL;
  53. netdev_set_num_tc(dev, up);
  54. /* Partition Tx queues evenly amongst UP's */
  55. for (i = 0; i < up; i++) {
  56. netdev_set_tc_queue(dev, i, priv->num_tx_rings_p_up, offset);
  57. offset += priv->num_tx_rings_p_up;
  58. }
  59. return 0;
  60. }
  61. #ifdef CONFIG_RFS_ACCEL
  62. struct mlx4_en_filter {
  63. struct list_head next;
  64. struct work_struct work;
  65. __be32 src_ip;
  66. __be32 dst_ip;
  67. __be16 src_port;
  68. __be16 dst_port;
  69. int rxq_index;
  70. struct mlx4_en_priv *priv;
  71. u32 flow_id; /* RFS infrastructure id */
  72. int id; /* mlx4_en driver id */
  73. u64 reg_id; /* Flow steering API id */
  74. u8 activated; /* Used to prevent expiry before filter
  75. * is attached
  76. */
  77. struct hlist_node filter_chain;
  78. };
  79. static void mlx4_en_filter_rfs_expire(struct mlx4_en_priv *priv);
  80. static void mlx4_en_filter_work(struct work_struct *work)
  81. {
  82. struct mlx4_en_filter *filter = container_of(work,
  83. struct mlx4_en_filter,
  84. work);
  85. struct mlx4_en_priv *priv = filter->priv;
  86. struct mlx4_spec_list spec_tcp = {
  87. .id = MLX4_NET_TRANS_RULE_ID_TCP,
  88. {
  89. .tcp_udp = {
  90. .dst_port = filter->dst_port,
  91. .dst_port_msk = (__force __be16)-1,
  92. .src_port = filter->src_port,
  93. .src_port_msk = (__force __be16)-1,
  94. },
  95. },
  96. };
  97. struct mlx4_spec_list spec_ip = {
  98. .id = MLX4_NET_TRANS_RULE_ID_IPV4,
  99. {
  100. .ipv4 = {
  101. .dst_ip = filter->dst_ip,
  102. .dst_ip_msk = (__force __be32)-1,
  103. .src_ip = filter->src_ip,
  104. .src_ip_msk = (__force __be32)-1,
  105. },
  106. },
  107. };
  108. struct mlx4_spec_list spec_eth = {
  109. .id = MLX4_NET_TRANS_RULE_ID_ETH,
  110. };
  111. struct mlx4_net_trans_rule rule = {
  112. .list = LIST_HEAD_INIT(rule.list),
  113. .queue_mode = MLX4_NET_TRANS_Q_LIFO,
  114. .exclusive = 1,
  115. .allow_loopback = 1,
  116. .promisc_mode = MLX4_FS_PROMISC_NONE,
  117. .port = priv->port,
  118. .priority = MLX4_DOMAIN_RFS,
  119. };
  120. int rc;
  121. __be64 mac_mask = cpu_to_be64(MLX4_MAC_MASK << 16);
  122. list_add_tail(&spec_eth.list, &rule.list);
  123. list_add_tail(&spec_ip.list, &rule.list);
  124. list_add_tail(&spec_tcp.list, &rule.list);
  125. rule.qpn = priv->rss_map.qps[filter->rxq_index].qpn;
  126. memcpy(spec_eth.eth.dst_mac, priv->dev->dev_addr, ETH_ALEN);
  127. memcpy(spec_eth.eth.dst_mac_msk, &mac_mask, ETH_ALEN);
  128. filter->activated = 0;
  129. if (filter->reg_id) {
  130. rc = mlx4_flow_detach(priv->mdev->dev, filter->reg_id);
  131. if (rc && rc != -ENOENT)
  132. en_err(priv, "Error detaching flow. rc = %d\n", rc);
  133. }
  134. rc = mlx4_flow_attach(priv->mdev->dev, &rule, &filter->reg_id);
  135. if (rc)
  136. en_err(priv, "Error attaching flow. err = %d\n", rc);
  137. mlx4_en_filter_rfs_expire(priv);
  138. filter->activated = 1;
  139. }
  140. static inline struct hlist_head *
  141. filter_hash_bucket(struct mlx4_en_priv *priv, __be32 src_ip, __be32 dst_ip,
  142. __be16 src_port, __be16 dst_port)
  143. {
  144. unsigned long l;
  145. int bucket_idx;
  146. l = (__force unsigned long)src_port |
  147. ((__force unsigned long)dst_port << 2);
  148. l ^= (__force unsigned long)(src_ip ^ dst_ip);
  149. bucket_idx = hash_long(l, MLX4_EN_FILTER_HASH_SHIFT);
  150. return &priv->filter_hash[bucket_idx];
  151. }
  152. static struct mlx4_en_filter *
  153. mlx4_en_filter_alloc(struct mlx4_en_priv *priv, int rxq_index, __be32 src_ip,
  154. __be32 dst_ip, __be16 src_port, __be16 dst_port,
  155. u32 flow_id)
  156. {
  157. struct mlx4_en_filter *filter = NULL;
  158. filter = kzalloc(sizeof(struct mlx4_en_filter), GFP_ATOMIC);
  159. if (!filter)
  160. return NULL;
  161. filter->priv = priv;
  162. filter->rxq_index = rxq_index;
  163. INIT_WORK(&filter->work, mlx4_en_filter_work);
  164. filter->src_ip = src_ip;
  165. filter->dst_ip = dst_ip;
  166. filter->src_port = src_port;
  167. filter->dst_port = dst_port;
  168. filter->flow_id = flow_id;
  169. filter->id = priv->last_filter_id++ % RPS_NO_FILTER;
  170. list_add_tail(&filter->next, &priv->filters);
  171. hlist_add_head(&filter->filter_chain,
  172. filter_hash_bucket(priv, src_ip, dst_ip, src_port,
  173. dst_port));
  174. return filter;
  175. }
  176. static void mlx4_en_filter_free(struct mlx4_en_filter *filter)
  177. {
  178. struct mlx4_en_priv *priv = filter->priv;
  179. int rc;
  180. list_del(&filter->next);
  181. rc = mlx4_flow_detach(priv->mdev->dev, filter->reg_id);
  182. if (rc && rc != -ENOENT)
  183. en_err(priv, "Error detaching flow. rc = %d\n", rc);
  184. kfree(filter);
  185. }
  186. static inline struct mlx4_en_filter *
  187. mlx4_en_filter_find(struct mlx4_en_priv *priv, __be32 src_ip, __be32 dst_ip,
  188. __be16 src_port, __be16 dst_port)
  189. {
  190. struct hlist_node *elem;
  191. struct mlx4_en_filter *filter;
  192. struct mlx4_en_filter *ret = NULL;
  193. hlist_for_each_entry(filter, elem,
  194. filter_hash_bucket(priv, src_ip, dst_ip,
  195. src_port, dst_port),
  196. filter_chain) {
  197. if (filter->src_ip == src_ip &&
  198. filter->dst_ip == dst_ip &&
  199. filter->src_port == src_port &&
  200. filter->dst_port == dst_port) {
  201. ret = filter;
  202. break;
  203. }
  204. }
  205. return ret;
  206. }
  207. static int
  208. mlx4_en_filter_rfs(struct net_device *net_dev, const struct sk_buff *skb,
  209. u16 rxq_index, u32 flow_id)
  210. {
  211. struct mlx4_en_priv *priv = netdev_priv(net_dev);
  212. struct mlx4_en_filter *filter;
  213. const struct iphdr *ip;
  214. const __be16 *ports;
  215. __be32 src_ip;
  216. __be32 dst_ip;
  217. __be16 src_port;
  218. __be16 dst_port;
  219. int nhoff = skb_network_offset(skb);
  220. int ret = 0;
  221. if (skb->protocol != htons(ETH_P_IP))
  222. return -EPROTONOSUPPORT;
  223. ip = (const struct iphdr *)(skb->data + nhoff);
  224. if (ip_is_fragment(ip))
  225. return -EPROTONOSUPPORT;
  226. ports = (const __be16 *)(skb->data + nhoff + 4 * ip->ihl);
  227. src_ip = ip->saddr;
  228. dst_ip = ip->daddr;
  229. src_port = ports[0];
  230. dst_port = ports[1];
  231. if (ip->protocol != IPPROTO_TCP)
  232. return -EPROTONOSUPPORT;
  233. spin_lock_bh(&priv->filters_lock);
  234. filter = mlx4_en_filter_find(priv, src_ip, dst_ip, src_port, dst_port);
  235. if (filter) {
  236. if (filter->rxq_index == rxq_index)
  237. goto out;
  238. filter->rxq_index = rxq_index;
  239. } else {
  240. filter = mlx4_en_filter_alloc(priv, rxq_index,
  241. src_ip, dst_ip,
  242. src_port, dst_port, flow_id);
  243. if (!filter) {
  244. ret = -ENOMEM;
  245. goto err;
  246. }
  247. }
  248. queue_work(priv->mdev->workqueue, &filter->work);
  249. out:
  250. ret = filter->id;
  251. err:
  252. spin_unlock_bh(&priv->filters_lock);
  253. return ret;
  254. }
  255. void mlx4_en_cleanup_filters(struct mlx4_en_priv *priv,
  256. struct mlx4_en_rx_ring *rx_ring)
  257. {
  258. struct mlx4_en_filter *filter, *tmp;
  259. LIST_HEAD(del_list);
  260. spin_lock_bh(&priv->filters_lock);
  261. list_for_each_entry_safe(filter, tmp, &priv->filters, next) {
  262. list_move(&filter->next, &del_list);
  263. hlist_del(&filter->filter_chain);
  264. }
  265. spin_unlock_bh(&priv->filters_lock);
  266. list_for_each_entry_safe(filter, tmp, &del_list, next) {
  267. cancel_work_sync(&filter->work);
  268. mlx4_en_filter_free(filter);
  269. }
  270. }
  271. static void mlx4_en_filter_rfs_expire(struct mlx4_en_priv *priv)
  272. {
  273. struct mlx4_en_filter *filter = NULL, *tmp, *last_filter = NULL;
  274. LIST_HEAD(del_list);
  275. int i = 0;
  276. spin_lock_bh(&priv->filters_lock);
  277. list_for_each_entry_safe(filter, tmp, &priv->filters, next) {
  278. if (i > MLX4_EN_FILTER_EXPIRY_QUOTA)
  279. break;
  280. if (filter->activated &&
  281. !work_pending(&filter->work) &&
  282. rps_may_expire_flow(priv->dev,
  283. filter->rxq_index, filter->flow_id,
  284. filter->id)) {
  285. list_move(&filter->next, &del_list);
  286. hlist_del(&filter->filter_chain);
  287. } else
  288. last_filter = filter;
  289. i++;
  290. }
  291. if (last_filter && (&last_filter->next != priv->filters.next))
  292. list_move(&priv->filters, &last_filter->next);
  293. spin_unlock_bh(&priv->filters_lock);
  294. list_for_each_entry_safe(filter, tmp, &del_list, next)
  295. mlx4_en_filter_free(filter);
  296. }
  297. #endif
  298. static int mlx4_en_vlan_rx_add_vid(struct net_device *dev, unsigned short vid)
  299. {
  300. struct mlx4_en_priv *priv = netdev_priv(dev);
  301. struct mlx4_en_dev *mdev = priv->mdev;
  302. int err;
  303. int idx;
  304. en_dbg(HW, priv, "adding VLAN:%d\n", vid);
  305. set_bit(vid, priv->active_vlans);
  306. /* Add VID to port VLAN filter */
  307. mutex_lock(&mdev->state_lock);
  308. if (mdev->device_up && priv->port_up) {
  309. err = mlx4_SET_VLAN_FLTR(mdev->dev, priv);
  310. if (err)
  311. en_err(priv, "Failed configuring VLAN filter\n");
  312. }
  313. if (mlx4_register_vlan(mdev->dev, priv->port, vid, &idx))
  314. en_err(priv, "failed adding vlan %d\n", vid);
  315. mutex_unlock(&mdev->state_lock);
  316. return 0;
  317. }
  318. static int mlx4_en_vlan_rx_kill_vid(struct net_device *dev, unsigned short vid)
  319. {
  320. struct mlx4_en_priv *priv = netdev_priv(dev);
  321. struct mlx4_en_dev *mdev = priv->mdev;
  322. int err;
  323. int idx;
  324. en_dbg(HW, priv, "Killing VID:%d\n", vid);
  325. clear_bit(vid, priv->active_vlans);
  326. /* Remove VID from port VLAN filter */
  327. mutex_lock(&mdev->state_lock);
  328. if (!mlx4_find_cached_vlan(mdev->dev, priv->port, vid, &idx))
  329. mlx4_unregister_vlan(mdev->dev, priv->port, idx);
  330. else
  331. en_err(priv, "could not find vid %d in cache\n", vid);
  332. if (mdev->device_up && priv->port_up) {
  333. err = mlx4_SET_VLAN_FLTR(mdev->dev, priv);
  334. if (err)
  335. en_err(priv, "Failed configuring VLAN filter\n");
  336. }
  337. mutex_unlock(&mdev->state_lock);
  338. return 0;
  339. }
  340. static void mlx4_en_u64_to_mac(unsigned char dst_mac[ETH_ALEN + 2], u64 src_mac)
  341. {
  342. unsigned int i;
  343. for (i = ETH_ALEN - 1; i; --i) {
  344. dst_mac[i] = src_mac & 0xff;
  345. src_mac >>= 8;
  346. }
  347. memset(&dst_mac[ETH_ALEN], 0, 2);
  348. }
  349. u64 mlx4_en_mac_to_u64(u8 *addr)
  350. {
  351. u64 mac = 0;
  352. int i;
  353. for (i = 0; i < ETH_ALEN; i++) {
  354. mac <<= 8;
  355. mac |= addr[i];
  356. }
  357. return mac;
  358. }
  359. static int mlx4_en_set_mac(struct net_device *dev, void *addr)
  360. {
  361. struct mlx4_en_priv *priv = netdev_priv(dev);
  362. struct mlx4_en_dev *mdev = priv->mdev;
  363. struct sockaddr *saddr = addr;
  364. if (!is_valid_ether_addr(saddr->sa_data))
  365. return -EADDRNOTAVAIL;
  366. memcpy(dev->dev_addr, saddr->sa_data, ETH_ALEN);
  367. queue_work(mdev->workqueue, &priv->mac_task);
  368. return 0;
  369. }
  370. static void mlx4_en_do_set_mac(struct work_struct *work)
  371. {
  372. struct mlx4_en_priv *priv = container_of(work, struct mlx4_en_priv,
  373. mac_task);
  374. struct mlx4_en_dev *mdev = priv->mdev;
  375. int err = 0;
  376. mutex_lock(&mdev->state_lock);
  377. if (priv->port_up) {
  378. /* Remove old MAC and insert the new one */
  379. u64 mac = mlx4_en_mac_to_u64(priv->dev->dev_addr);
  380. err = mlx4_replace_mac(mdev->dev, priv->port,
  381. priv->base_qpn, mac);
  382. if (err)
  383. en_err(priv, "Failed changing HW MAC address\n");
  384. memcpy(priv->prev_mac, priv->dev->dev_addr,
  385. sizeof(priv->prev_mac));
  386. } else
  387. en_dbg(HW, priv, "Port is down while "
  388. "registering mac, exiting...\n");
  389. mutex_unlock(&mdev->state_lock);
  390. }
  391. static void mlx4_en_clear_list(struct net_device *dev)
  392. {
  393. struct mlx4_en_priv *priv = netdev_priv(dev);
  394. struct mlx4_en_mc_list *tmp, *mc_to_del;
  395. list_for_each_entry_safe(mc_to_del, tmp, &priv->mc_list, list) {
  396. list_del(&mc_to_del->list);
  397. kfree(mc_to_del);
  398. }
  399. }
  400. static void mlx4_en_cache_mclist(struct net_device *dev)
  401. {
  402. struct mlx4_en_priv *priv = netdev_priv(dev);
  403. struct netdev_hw_addr *ha;
  404. struct mlx4_en_mc_list *tmp;
  405. mlx4_en_clear_list(dev);
  406. netdev_for_each_mc_addr(ha, dev) {
  407. tmp = kzalloc(sizeof(struct mlx4_en_mc_list), GFP_ATOMIC);
  408. if (!tmp) {
  409. en_err(priv, "failed to allocate multicast list\n");
  410. mlx4_en_clear_list(dev);
  411. return;
  412. }
  413. memcpy(tmp->addr, ha->addr, ETH_ALEN);
  414. list_add_tail(&tmp->list, &priv->mc_list);
  415. }
  416. }
  417. static void update_mclist_flags(struct mlx4_en_priv *priv,
  418. struct list_head *dst,
  419. struct list_head *src)
  420. {
  421. struct mlx4_en_mc_list *dst_tmp, *src_tmp, *new_mc;
  422. bool found;
  423. /* Find all the entries that should be removed from dst,
  424. * These are the entries that are not found in src
  425. */
  426. list_for_each_entry(dst_tmp, dst, list) {
  427. found = false;
  428. list_for_each_entry(src_tmp, src, list) {
  429. if (!memcmp(dst_tmp->addr, src_tmp->addr, ETH_ALEN)) {
  430. found = true;
  431. break;
  432. }
  433. }
  434. if (!found)
  435. dst_tmp->action = MCLIST_REM;
  436. }
  437. /* Add entries that exist in src but not in dst
  438. * mark them as need to add
  439. */
  440. list_for_each_entry(src_tmp, src, list) {
  441. found = false;
  442. list_for_each_entry(dst_tmp, dst, list) {
  443. if (!memcmp(dst_tmp->addr, src_tmp->addr, ETH_ALEN)) {
  444. dst_tmp->action = MCLIST_NONE;
  445. found = true;
  446. break;
  447. }
  448. }
  449. if (!found) {
  450. new_mc = kmalloc(sizeof(struct mlx4_en_mc_list),
  451. GFP_KERNEL);
  452. if (!new_mc) {
  453. en_err(priv, "Failed to allocate current multicast list\n");
  454. return;
  455. }
  456. memcpy(new_mc, src_tmp,
  457. sizeof(struct mlx4_en_mc_list));
  458. new_mc->action = MCLIST_ADD;
  459. list_add_tail(&new_mc->list, dst);
  460. }
  461. }
  462. }
  463. static void mlx4_en_set_multicast(struct net_device *dev)
  464. {
  465. struct mlx4_en_priv *priv = netdev_priv(dev);
  466. if (!priv->port_up)
  467. return;
  468. queue_work(priv->mdev->workqueue, &priv->mcast_task);
  469. }
  470. static void mlx4_en_do_set_multicast(struct work_struct *work)
  471. {
  472. struct mlx4_en_priv *priv = container_of(work, struct mlx4_en_priv,
  473. mcast_task);
  474. struct mlx4_en_dev *mdev = priv->mdev;
  475. struct net_device *dev = priv->dev;
  476. struct mlx4_en_mc_list *mclist, *tmp;
  477. u64 mcast_addr = 0;
  478. u8 mc_list[16] = {0};
  479. int err = 0;
  480. mutex_lock(&mdev->state_lock);
  481. if (!mdev->device_up) {
  482. en_dbg(HW, priv, "Card is not up, "
  483. "ignoring multicast change.\n");
  484. goto out;
  485. }
  486. if (!priv->port_up) {
  487. en_dbg(HW, priv, "Port is down, "
  488. "ignoring multicast change.\n");
  489. goto out;
  490. }
  491. if (!netif_carrier_ok(dev)) {
  492. if (!mlx4_en_QUERY_PORT(mdev, priv->port)) {
  493. if (priv->port_state.link_state) {
  494. priv->last_link_state = MLX4_DEV_EVENT_PORT_UP;
  495. netif_carrier_on(dev);
  496. en_dbg(LINK, priv, "Link Up\n");
  497. }
  498. }
  499. }
  500. /*
  501. * Promsicuous mode: disable all filters
  502. */
  503. if (dev->flags & IFF_PROMISC) {
  504. if (!(priv->flags & MLX4_EN_FLAG_PROMISC)) {
  505. if (netif_msg_rx_status(priv))
  506. en_warn(priv, "Entering promiscuous mode\n");
  507. priv->flags |= MLX4_EN_FLAG_PROMISC;
  508. /* Enable promiscouos mode */
  509. switch (mdev->dev->caps.steering_mode) {
  510. case MLX4_STEERING_MODE_DEVICE_MANAGED:
  511. err = mlx4_flow_steer_promisc_add(mdev->dev,
  512. priv->port,
  513. priv->base_qpn,
  514. MLX4_FS_PROMISC_UPLINK);
  515. if (err)
  516. en_err(priv, "Failed enabling promiscuous mode\n");
  517. priv->flags |= MLX4_EN_FLAG_MC_PROMISC;
  518. break;
  519. case MLX4_STEERING_MODE_B0:
  520. err = mlx4_unicast_promisc_add(mdev->dev,
  521. priv->base_qpn,
  522. priv->port);
  523. if (err)
  524. en_err(priv, "Failed enabling unicast promiscuous mode\n");
  525. /* Add the default qp number as multicast
  526. * promisc
  527. */
  528. if (!(priv->flags & MLX4_EN_FLAG_MC_PROMISC)) {
  529. err = mlx4_multicast_promisc_add(mdev->dev,
  530. priv->base_qpn,
  531. priv->port);
  532. if (err)
  533. en_err(priv, "Failed enabling multicast promiscuous mode\n");
  534. priv->flags |= MLX4_EN_FLAG_MC_PROMISC;
  535. }
  536. break;
  537. case MLX4_STEERING_MODE_A0:
  538. err = mlx4_SET_PORT_qpn_calc(mdev->dev,
  539. priv->port,
  540. priv->base_qpn,
  541. 1);
  542. if (err)
  543. en_err(priv, "Failed enabling promiscuous mode\n");
  544. break;
  545. }
  546. /* Disable port multicast filter (unconditionally) */
  547. err = mlx4_SET_MCAST_FLTR(mdev->dev, priv->port, 0,
  548. 0, MLX4_MCAST_DISABLE);
  549. if (err)
  550. en_err(priv, "Failed disabling "
  551. "multicast filter\n");
  552. /* Disable port VLAN filter */
  553. err = mlx4_SET_VLAN_FLTR(mdev->dev, priv);
  554. if (err)
  555. en_err(priv, "Failed disabling VLAN filter\n");
  556. }
  557. goto out;
  558. }
  559. /*
  560. * Not in promiscuous mode
  561. */
  562. if (priv->flags & MLX4_EN_FLAG_PROMISC) {
  563. if (netif_msg_rx_status(priv))
  564. en_warn(priv, "Leaving promiscuous mode\n");
  565. priv->flags &= ~MLX4_EN_FLAG_PROMISC;
  566. /* Disable promiscouos mode */
  567. switch (mdev->dev->caps.steering_mode) {
  568. case MLX4_STEERING_MODE_DEVICE_MANAGED:
  569. err = mlx4_flow_steer_promisc_remove(mdev->dev,
  570. priv->port,
  571. MLX4_FS_PROMISC_UPLINK);
  572. if (err)
  573. en_err(priv, "Failed disabling promiscuous mode\n");
  574. priv->flags &= ~MLX4_EN_FLAG_MC_PROMISC;
  575. break;
  576. case MLX4_STEERING_MODE_B0:
  577. err = mlx4_unicast_promisc_remove(mdev->dev,
  578. priv->base_qpn,
  579. priv->port);
  580. if (err)
  581. en_err(priv, "Failed disabling unicast promiscuous mode\n");
  582. /* Disable Multicast promisc */
  583. if (priv->flags & MLX4_EN_FLAG_MC_PROMISC) {
  584. err = mlx4_multicast_promisc_remove(mdev->dev,
  585. priv->base_qpn,
  586. priv->port);
  587. if (err)
  588. en_err(priv, "Failed disabling multicast promiscuous mode\n");
  589. priv->flags &= ~MLX4_EN_FLAG_MC_PROMISC;
  590. }
  591. break;
  592. case MLX4_STEERING_MODE_A0:
  593. err = mlx4_SET_PORT_qpn_calc(mdev->dev,
  594. priv->port,
  595. priv->base_qpn, 0);
  596. if (err)
  597. en_err(priv, "Failed disabling promiscuous mode\n");
  598. break;
  599. }
  600. /* Enable port VLAN filter */
  601. err = mlx4_SET_VLAN_FLTR(mdev->dev, priv);
  602. if (err)
  603. en_err(priv, "Failed enabling VLAN filter\n");
  604. }
  605. /* Enable/disable the multicast filter according to IFF_ALLMULTI */
  606. if (dev->flags & IFF_ALLMULTI) {
  607. err = mlx4_SET_MCAST_FLTR(mdev->dev, priv->port, 0,
  608. 0, MLX4_MCAST_DISABLE);
  609. if (err)
  610. en_err(priv, "Failed disabling multicast filter\n");
  611. /* Add the default qp number as multicast promisc */
  612. if (!(priv->flags & MLX4_EN_FLAG_MC_PROMISC)) {
  613. switch (mdev->dev->caps.steering_mode) {
  614. case MLX4_STEERING_MODE_DEVICE_MANAGED:
  615. err = mlx4_flow_steer_promisc_add(mdev->dev,
  616. priv->port,
  617. priv->base_qpn,
  618. MLX4_FS_PROMISC_ALL_MULTI);
  619. break;
  620. case MLX4_STEERING_MODE_B0:
  621. err = mlx4_multicast_promisc_add(mdev->dev,
  622. priv->base_qpn,
  623. priv->port);
  624. break;
  625. case MLX4_STEERING_MODE_A0:
  626. break;
  627. }
  628. if (err)
  629. en_err(priv, "Failed entering multicast promisc mode\n");
  630. priv->flags |= MLX4_EN_FLAG_MC_PROMISC;
  631. }
  632. } else {
  633. /* Disable Multicast promisc */
  634. if (priv->flags & MLX4_EN_FLAG_MC_PROMISC) {
  635. switch (mdev->dev->caps.steering_mode) {
  636. case MLX4_STEERING_MODE_DEVICE_MANAGED:
  637. err = mlx4_flow_steer_promisc_remove(mdev->dev,
  638. priv->port,
  639. MLX4_FS_PROMISC_ALL_MULTI);
  640. break;
  641. case MLX4_STEERING_MODE_B0:
  642. err = mlx4_multicast_promisc_remove(mdev->dev,
  643. priv->base_qpn,
  644. priv->port);
  645. break;
  646. case MLX4_STEERING_MODE_A0:
  647. break;
  648. }
  649. if (err)
  650. en_err(priv, "Failed disabling multicast promiscuous mode\n");
  651. priv->flags &= ~MLX4_EN_FLAG_MC_PROMISC;
  652. }
  653. err = mlx4_SET_MCAST_FLTR(mdev->dev, priv->port, 0,
  654. 0, MLX4_MCAST_DISABLE);
  655. if (err)
  656. en_err(priv, "Failed disabling multicast filter\n");
  657. /* Flush mcast filter and init it with broadcast address */
  658. mlx4_SET_MCAST_FLTR(mdev->dev, priv->port, ETH_BCAST,
  659. 1, MLX4_MCAST_CONFIG);
  660. /* Update multicast list - we cache all addresses so they won't
  661. * change while HW is updated holding the command semaphor */
  662. netif_addr_lock_bh(dev);
  663. mlx4_en_cache_mclist(dev);
  664. netif_addr_unlock_bh(dev);
  665. list_for_each_entry(mclist, &priv->mc_list, list) {
  666. mcast_addr = mlx4_en_mac_to_u64(mclist->addr);
  667. mlx4_SET_MCAST_FLTR(mdev->dev, priv->port,
  668. mcast_addr, 0, MLX4_MCAST_CONFIG);
  669. }
  670. err = mlx4_SET_MCAST_FLTR(mdev->dev, priv->port, 0,
  671. 0, MLX4_MCAST_ENABLE);
  672. if (err)
  673. en_err(priv, "Failed enabling multicast filter\n");
  674. update_mclist_flags(priv, &priv->curr_list, &priv->mc_list);
  675. list_for_each_entry_safe(mclist, tmp, &priv->curr_list, list) {
  676. if (mclist->action == MCLIST_REM) {
  677. /* detach this address and delete from list */
  678. memcpy(&mc_list[10], mclist->addr, ETH_ALEN);
  679. mc_list[5] = priv->port;
  680. err = mlx4_multicast_detach(mdev->dev,
  681. &priv->rss_map.indir_qp,
  682. mc_list,
  683. MLX4_PROT_ETH,
  684. mclist->reg_id);
  685. if (err)
  686. en_err(priv, "Fail to detach multicast address\n");
  687. /* remove from list */
  688. list_del(&mclist->list);
  689. kfree(mclist);
  690. } else if (mclist->action == MCLIST_ADD) {
  691. /* attach the address */
  692. memcpy(&mc_list[10], mclist->addr, ETH_ALEN);
  693. /* needed for B0 steering support */
  694. mc_list[5] = priv->port;
  695. err = mlx4_multicast_attach(mdev->dev,
  696. &priv->rss_map.indir_qp,
  697. mc_list,
  698. priv->port, 0,
  699. MLX4_PROT_ETH,
  700. &mclist->reg_id);
  701. if (err)
  702. en_err(priv, "Fail to attach multicast address\n");
  703. }
  704. }
  705. }
  706. out:
  707. mutex_unlock(&mdev->state_lock);
  708. }
  709. #ifdef CONFIG_NET_POLL_CONTROLLER
  710. static void mlx4_en_netpoll(struct net_device *dev)
  711. {
  712. struct mlx4_en_priv *priv = netdev_priv(dev);
  713. struct mlx4_en_cq *cq;
  714. unsigned long flags;
  715. int i;
  716. for (i = 0; i < priv->rx_ring_num; i++) {
  717. cq = &priv->rx_cq[i];
  718. spin_lock_irqsave(&cq->lock, flags);
  719. napi_synchronize(&cq->napi);
  720. mlx4_en_process_rx_cq(dev, cq, 0);
  721. spin_unlock_irqrestore(&cq->lock, flags);
  722. }
  723. }
  724. #endif
  725. static void mlx4_en_tx_timeout(struct net_device *dev)
  726. {
  727. struct mlx4_en_priv *priv = netdev_priv(dev);
  728. struct mlx4_en_dev *mdev = priv->mdev;
  729. if (netif_msg_timer(priv))
  730. en_warn(priv, "Tx timeout called on port:%d\n", priv->port);
  731. priv->port_stats.tx_timeout++;
  732. en_dbg(DRV, priv, "Scheduling watchdog\n");
  733. queue_work(mdev->workqueue, &priv->watchdog_task);
  734. }
  735. static struct net_device_stats *mlx4_en_get_stats(struct net_device *dev)
  736. {
  737. struct mlx4_en_priv *priv = netdev_priv(dev);
  738. spin_lock_bh(&priv->stats_lock);
  739. memcpy(&priv->ret_stats, &priv->stats, sizeof(priv->stats));
  740. spin_unlock_bh(&priv->stats_lock);
  741. return &priv->ret_stats;
  742. }
  743. static void mlx4_en_set_default_moderation(struct mlx4_en_priv *priv)
  744. {
  745. struct mlx4_en_cq *cq;
  746. int i;
  747. /* If we haven't received a specific coalescing setting
  748. * (module param), we set the moderation parameters as follows:
  749. * - moder_cnt is set to the number of mtu sized packets to
  750. * satisfy our coalescing target.
  751. * - moder_time is set to a fixed value.
  752. */
  753. priv->rx_frames = MLX4_EN_RX_COAL_TARGET;
  754. priv->rx_usecs = MLX4_EN_RX_COAL_TIME;
  755. priv->tx_frames = MLX4_EN_TX_COAL_PKTS;
  756. priv->tx_usecs = MLX4_EN_TX_COAL_TIME;
  757. en_dbg(INTR, priv, "Default coalesing params for mtu:%d - "
  758. "rx_frames:%d rx_usecs:%d\n",
  759. priv->dev->mtu, priv->rx_frames, priv->rx_usecs);
  760. /* Setup cq moderation params */
  761. for (i = 0; i < priv->rx_ring_num; i++) {
  762. cq = &priv->rx_cq[i];
  763. cq->moder_cnt = priv->rx_frames;
  764. cq->moder_time = priv->rx_usecs;
  765. priv->last_moder_time[i] = MLX4_EN_AUTO_CONF;
  766. priv->last_moder_packets[i] = 0;
  767. priv->last_moder_bytes[i] = 0;
  768. }
  769. for (i = 0; i < priv->tx_ring_num; i++) {
  770. cq = &priv->tx_cq[i];
  771. cq->moder_cnt = priv->tx_frames;
  772. cq->moder_time = priv->tx_usecs;
  773. }
  774. /* Reset auto-moderation params */
  775. priv->pkt_rate_low = MLX4_EN_RX_RATE_LOW;
  776. priv->rx_usecs_low = MLX4_EN_RX_COAL_TIME_LOW;
  777. priv->pkt_rate_high = MLX4_EN_RX_RATE_HIGH;
  778. priv->rx_usecs_high = MLX4_EN_RX_COAL_TIME_HIGH;
  779. priv->sample_interval = MLX4_EN_SAMPLE_INTERVAL;
  780. priv->adaptive_rx_coal = 1;
  781. priv->last_moder_jiffies = 0;
  782. priv->last_moder_tx_packets = 0;
  783. }
  784. static void mlx4_en_auto_moderation(struct mlx4_en_priv *priv)
  785. {
  786. unsigned long period = (unsigned long) (jiffies - priv->last_moder_jiffies);
  787. struct mlx4_en_cq *cq;
  788. unsigned long packets;
  789. unsigned long rate;
  790. unsigned long avg_pkt_size;
  791. unsigned long rx_packets;
  792. unsigned long rx_bytes;
  793. unsigned long rx_pkt_diff;
  794. int moder_time;
  795. int ring, err;
  796. if (!priv->adaptive_rx_coal || period < priv->sample_interval * HZ)
  797. return;
  798. for (ring = 0; ring < priv->rx_ring_num; ring++) {
  799. spin_lock_bh(&priv->stats_lock);
  800. rx_packets = priv->rx_ring[ring].packets;
  801. rx_bytes = priv->rx_ring[ring].bytes;
  802. spin_unlock_bh(&priv->stats_lock);
  803. rx_pkt_diff = ((unsigned long) (rx_packets -
  804. priv->last_moder_packets[ring]));
  805. packets = rx_pkt_diff;
  806. rate = packets * HZ / period;
  807. avg_pkt_size = packets ? ((unsigned long) (rx_bytes -
  808. priv->last_moder_bytes[ring])) / packets : 0;
  809. /* Apply auto-moderation only when packet rate
  810. * exceeds a rate that it matters */
  811. if (rate > (MLX4_EN_RX_RATE_THRESH / priv->rx_ring_num) &&
  812. avg_pkt_size > MLX4_EN_AVG_PKT_SMALL) {
  813. if (rate < priv->pkt_rate_low)
  814. moder_time = priv->rx_usecs_low;
  815. else if (rate > priv->pkt_rate_high)
  816. moder_time = priv->rx_usecs_high;
  817. else
  818. moder_time = (rate - priv->pkt_rate_low) *
  819. (priv->rx_usecs_high - priv->rx_usecs_low) /
  820. (priv->pkt_rate_high - priv->pkt_rate_low) +
  821. priv->rx_usecs_low;
  822. } else {
  823. moder_time = priv->rx_usecs_low;
  824. }
  825. if (moder_time != priv->last_moder_time[ring]) {
  826. priv->last_moder_time[ring] = moder_time;
  827. cq = &priv->rx_cq[ring];
  828. cq->moder_time = moder_time;
  829. err = mlx4_en_set_cq_moder(priv, cq);
  830. if (err)
  831. en_err(priv, "Failed modifying moderation "
  832. "for cq:%d\n", ring);
  833. }
  834. priv->last_moder_packets[ring] = rx_packets;
  835. priv->last_moder_bytes[ring] = rx_bytes;
  836. }
  837. priv->last_moder_jiffies = jiffies;
  838. }
  839. static void mlx4_en_do_get_stats(struct work_struct *work)
  840. {
  841. struct delayed_work *delay = to_delayed_work(work);
  842. struct mlx4_en_priv *priv = container_of(delay, struct mlx4_en_priv,
  843. stats_task);
  844. struct mlx4_en_dev *mdev = priv->mdev;
  845. int err;
  846. mutex_lock(&mdev->state_lock);
  847. if (mdev->device_up) {
  848. err = mlx4_en_DUMP_ETH_STATS(mdev, priv->port, 0);
  849. if (err)
  850. en_dbg(HW, priv, "Could not update stats\n");
  851. if (priv->port_up)
  852. mlx4_en_auto_moderation(priv);
  853. queue_delayed_work(mdev->workqueue, &priv->stats_task, STATS_DELAY);
  854. }
  855. if (mdev->mac_removed[MLX4_MAX_PORTS + 1 - priv->port]) {
  856. queue_work(mdev->workqueue, &priv->mac_task);
  857. mdev->mac_removed[MLX4_MAX_PORTS + 1 - priv->port] = 0;
  858. }
  859. mutex_unlock(&mdev->state_lock);
  860. }
  861. static void mlx4_en_linkstate(struct work_struct *work)
  862. {
  863. struct mlx4_en_priv *priv = container_of(work, struct mlx4_en_priv,
  864. linkstate_task);
  865. struct mlx4_en_dev *mdev = priv->mdev;
  866. int linkstate = priv->link_state;
  867. mutex_lock(&mdev->state_lock);
  868. /* If observable port state changed set carrier state and
  869. * report to system log */
  870. if (priv->last_link_state != linkstate) {
  871. if (linkstate == MLX4_DEV_EVENT_PORT_DOWN) {
  872. en_info(priv, "Link Down\n");
  873. netif_carrier_off(priv->dev);
  874. } else {
  875. en_info(priv, "Link Up\n");
  876. netif_carrier_on(priv->dev);
  877. }
  878. }
  879. priv->last_link_state = linkstate;
  880. mutex_unlock(&mdev->state_lock);
  881. }
  882. int mlx4_en_start_port(struct net_device *dev)
  883. {
  884. struct mlx4_en_priv *priv = netdev_priv(dev);
  885. struct mlx4_en_dev *mdev = priv->mdev;
  886. struct mlx4_en_cq *cq;
  887. struct mlx4_en_tx_ring *tx_ring;
  888. int rx_index = 0;
  889. int tx_index = 0;
  890. int err = 0;
  891. int i;
  892. int j;
  893. u8 mc_list[16] = {0};
  894. u64 mac = mlx4_en_mac_to_u64(dev->dev_addr);
  895. if (priv->port_up) {
  896. en_dbg(DRV, priv, "start port called while port already up\n");
  897. return 0;
  898. }
  899. INIT_LIST_HEAD(&priv->mc_list);
  900. INIT_LIST_HEAD(&priv->curr_list);
  901. INIT_LIST_HEAD(&priv->ethtool_list);
  902. memset(&priv->ethtool_rules[0], 0,
  903. sizeof(struct ethtool_flow_id) * MAX_NUM_OF_FS_RULES);
  904. /* Calculate Rx buf size */
  905. dev->mtu = min(dev->mtu, priv->max_mtu);
  906. mlx4_en_calc_rx_buf(dev);
  907. en_dbg(DRV, priv, "Rx buf size:%d\n", priv->rx_skb_size);
  908. /* Configure rx cq's and rings */
  909. err = mlx4_en_activate_rx_rings(priv);
  910. if (err) {
  911. en_err(priv, "Failed to activate RX rings\n");
  912. return err;
  913. }
  914. for (i = 0; i < priv->rx_ring_num; i++) {
  915. cq = &priv->rx_cq[i];
  916. err = mlx4_en_activate_cq(priv, cq, i);
  917. if (err) {
  918. en_err(priv, "Failed activating Rx CQ\n");
  919. goto cq_err;
  920. }
  921. for (j = 0; j < cq->size; j++)
  922. cq->buf[j].owner_sr_opcode = MLX4_CQE_OWNER_MASK;
  923. err = mlx4_en_set_cq_moder(priv, cq);
  924. if (err) {
  925. en_err(priv, "Failed setting cq moderation parameters");
  926. mlx4_en_deactivate_cq(priv, cq);
  927. goto cq_err;
  928. }
  929. mlx4_en_arm_cq(priv, cq);
  930. priv->rx_ring[i].cqn = cq->mcq.cqn;
  931. ++rx_index;
  932. }
  933. /* Set qp number */
  934. en_dbg(DRV, priv, "Getting qp number for port %d\n", priv->port);
  935. err = mlx4_get_eth_qp(mdev->dev, priv->port,
  936. mac, &priv->base_qpn);
  937. if (err) {
  938. en_err(priv, "Failed getting eth qp\n");
  939. goto cq_err;
  940. }
  941. mdev->mac_removed[priv->port] = 0;
  942. err = mlx4_en_config_rss_steer(priv);
  943. if (err) {
  944. en_err(priv, "Failed configuring rss steering\n");
  945. goto mac_err;
  946. }
  947. err = mlx4_en_create_drop_qp(priv);
  948. if (err)
  949. goto rss_err;
  950. /* Configure tx cq's and rings */
  951. for (i = 0; i < priv->tx_ring_num; i++) {
  952. /* Configure cq */
  953. cq = &priv->tx_cq[i];
  954. err = mlx4_en_activate_cq(priv, cq, i);
  955. if (err) {
  956. en_err(priv, "Failed allocating Tx CQ\n");
  957. goto tx_err;
  958. }
  959. err = mlx4_en_set_cq_moder(priv, cq);
  960. if (err) {
  961. en_err(priv, "Failed setting cq moderation parameters");
  962. mlx4_en_deactivate_cq(priv, cq);
  963. goto tx_err;
  964. }
  965. en_dbg(DRV, priv, "Resetting index of collapsed CQ:%d to -1\n", i);
  966. cq->buf->wqe_index = cpu_to_be16(0xffff);
  967. /* Configure ring */
  968. tx_ring = &priv->tx_ring[i];
  969. err = mlx4_en_activate_tx_ring(priv, tx_ring, cq->mcq.cqn,
  970. i / priv->num_tx_rings_p_up);
  971. if (err) {
  972. en_err(priv, "Failed allocating Tx ring\n");
  973. mlx4_en_deactivate_cq(priv, cq);
  974. goto tx_err;
  975. }
  976. tx_ring->tx_queue = netdev_get_tx_queue(dev, i);
  977. /* Arm CQ for TX completions */
  978. mlx4_en_arm_cq(priv, cq);
  979. /* Set initial ownership of all Tx TXBBs to SW (1) */
  980. for (j = 0; j < tx_ring->buf_size; j += STAMP_STRIDE)
  981. *((u32 *) (tx_ring->buf + j)) = 0xffffffff;
  982. ++tx_index;
  983. }
  984. /* Configure port */
  985. err = mlx4_SET_PORT_general(mdev->dev, priv->port,
  986. priv->rx_skb_size + ETH_FCS_LEN,
  987. priv->prof->tx_pause,
  988. priv->prof->tx_ppp,
  989. priv->prof->rx_pause,
  990. priv->prof->rx_ppp);
  991. if (err) {
  992. en_err(priv, "Failed setting port general configurations "
  993. "for port %d, with error %d\n", priv->port, err);
  994. goto tx_err;
  995. }
  996. /* Set default qp number */
  997. err = mlx4_SET_PORT_qpn_calc(mdev->dev, priv->port, priv->base_qpn, 0);
  998. if (err) {
  999. en_err(priv, "Failed setting default qp numbers\n");
  1000. goto tx_err;
  1001. }
  1002. /* Init port */
  1003. en_dbg(HW, priv, "Initializing port\n");
  1004. err = mlx4_INIT_PORT(mdev->dev, priv->port);
  1005. if (err) {
  1006. en_err(priv, "Failed Initializing port\n");
  1007. goto tx_err;
  1008. }
  1009. /* Attach rx QP to bradcast address */
  1010. memset(&mc_list[10], 0xff, ETH_ALEN);
  1011. mc_list[5] = priv->port; /* needed for B0 steering support */
  1012. if (mlx4_multicast_attach(mdev->dev, &priv->rss_map.indir_qp, mc_list,
  1013. priv->port, 0, MLX4_PROT_ETH,
  1014. &priv->broadcast_id))
  1015. mlx4_warn(mdev, "Failed Attaching Broadcast\n");
  1016. /* Must redo promiscuous mode setup. */
  1017. priv->flags &= ~(MLX4_EN_FLAG_PROMISC | MLX4_EN_FLAG_MC_PROMISC);
  1018. /* Schedule multicast task to populate multicast list */
  1019. queue_work(mdev->workqueue, &priv->mcast_task);
  1020. mlx4_set_stats_bitmap(mdev->dev, &priv->stats_bitmap);
  1021. priv->port_up = true;
  1022. netif_tx_start_all_queues(dev);
  1023. netif_device_attach(dev);
  1024. return 0;
  1025. tx_err:
  1026. while (tx_index--) {
  1027. mlx4_en_deactivate_tx_ring(priv, &priv->tx_ring[tx_index]);
  1028. mlx4_en_deactivate_cq(priv, &priv->tx_cq[tx_index]);
  1029. }
  1030. mlx4_en_destroy_drop_qp(priv);
  1031. rss_err:
  1032. mlx4_en_release_rss_steer(priv);
  1033. mac_err:
  1034. mlx4_put_eth_qp(mdev->dev, priv->port, mac, priv->base_qpn);
  1035. cq_err:
  1036. while (rx_index--)
  1037. mlx4_en_deactivate_cq(priv, &priv->rx_cq[rx_index]);
  1038. for (i = 0; i < priv->rx_ring_num; i++)
  1039. mlx4_en_deactivate_rx_ring(priv, &priv->rx_ring[i]);
  1040. return err; /* need to close devices */
  1041. }
  1042. void mlx4_en_stop_port(struct net_device *dev, int detach)
  1043. {
  1044. struct mlx4_en_priv *priv = netdev_priv(dev);
  1045. struct mlx4_en_dev *mdev = priv->mdev;
  1046. struct mlx4_en_mc_list *mclist, *tmp;
  1047. struct ethtool_flow_id *flow, *tmp_flow;
  1048. int i;
  1049. u8 mc_list[16] = {0};
  1050. u64 mac = mlx4_en_mac_to_u64(dev->dev_addr);
  1051. if (!priv->port_up) {
  1052. en_dbg(DRV, priv, "stop port called while port already down\n");
  1053. return;
  1054. }
  1055. /* Synchronize with tx routine */
  1056. netif_tx_lock_bh(dev);
  1057. if (detach)
  1058. netif_device_detach(dev);
  1059. netif_tx_stop_all_queues(dev);
  1060. netif_tx_unlock_bh(dev);
  1061. netif_tx_disable(dev);
  1062. /* Set port as not active */
  1063. priv->port_up = false;
  1064. /* Promsicuous mode */
  1065. if (mdev->dev->caps.steering_mode ==
  1066. MLX4_STEERING_MODE_DEVICE_MANAGED) {
  1067. priv->flags &= ~(MLX4_EN_FLAG_PROMISC |
  1068. MLX4_EN_FLAG_MC_PROMISC);
  1069. mlx4_flow_steer_promisc_remove(mdev->dev,
  1070. priv->port,
  1071. MLX4_FS_PROMISC_UPLINK);
  1072. mlx4_flow_steer_promisc_remove(mdev->dev,
  1073. priv->port,
  1074. MLX4_FS_PROMISC_ALL_MULTI);
  1075. } else if (priv->flags & MLX4_EN_FLAG_PROMISC) {
  1076. priv->flags &= ~MLX4_EN_FLAG_PROMISC;
  1077. /* Disable promiscouos mode */
  1078. mlx4_unicast_promisc_remove(mdev->dev, priv->base_qpn,
  1079. priv->port);
  1080. /* Disable Multicast promisc */
  1081. if (priv->flags & MLX4_EN_FLAG_MC_PROMISC) {
  1082. mlx4_multicast_promisc_remove(mdev->dev, priv->base_qpn,
  1083. priv->port);
  1084. priv->flags &= ~MLX4_EN_FLAG_MC_PROMISC;
  1085. }
  1086. }
  1087. /* Detach All multicasts */
  1088. memset(&mc_list[10], 0xff, ETH_ALEN);
  1089. mc_list[5] = priv->port; /* needed for B0 steering support */
  1090. mlx4_multicast_detach(mdev->dev, &priv->rss_map.indir_qp, mc_list,
  1091. MLX4_PROT_ETH, priv->broadcast_id);
  1092. list_for_each_entry(mclist, &priv->curr_list, list) {
  1093. memcpy(&mc_list[10], mclist->addr, ETH_ALEN);
  1094. mc_list[5] = priv->port;
  1095. mlx4_multicast_detach(mdev->dev, &priv->rss_map.indir_qp,
  1096. mc_list, MLX4_PROT_ETH, mclist->reg_id);
  1097. }
  1098. mlx4_en_clear_list(dev);
  1099. list_for_each_entry_safe(mclist, tmp, &priv->curr_list, list) {
  1100. list_del(&mclist->list);
  1101. kfree(mclist);
  1102. }
  1103. /* Flush multicast filter */
  1104. mlx4_SET_MCAST_FLTR(mdev->dev, priv->port, 0, 1, MLX4_MCAST_CONFIG);
  1105. mlx4_en_destroy_drop_qp(priv);
  1106. /* Free TX Rings */
  1107. for (i = 0; i < priv->tx_ring_num; i++) {
  1108. mlx4_en_deactivate_tx_ring(priv, &priv->tx_ring[i]);
  1109. mlx4_en_deactivate_cq(priv, &priv->tx_cq[i]);
  1110. }
  1111. msleep(10);
  1112. for (i = 0; i < priv->tx_ring_num; i++)
  1113. mlx4_en_free_tx_buf(dev, &priv->tx_ring[i]);
  1114. /* Free RSS qps */
  1115. mlx4_en_release_rss_steer(priv);
  1116. /* Unregister Mac address for the port */
  1117. mlx4_put_eth_qp(mdev->dev, priv->port, mac, priv->base_qpn);
  1118. if (!(mdev->dev->caps.flags2 & MLX4_DEV_CAP_FLAGS2_REASSIGN_MAC_EN))
  1119. mdev->mac_removed[priv->port] = 1;
  1120. /* Remove flow steering rules for the port*/
  1121. if (mdev->dev->caps.steering_mode ==
  1122. MLX4_STEERING_MODE_DEVICE_MANAGED) {
  1123. ASSERT_RTNL();
  1124. list_for_each_entry_safe(flow, tmp_flow,
  1125. &priv->ethtool_list, list) {
  1126. mlx4_flow_detach(mdev->dev, flow->id);
  1127. list_del(&flow->list);
  1128. }
  1129. }
  1130. /* Free RX Rings */
  1131. for (i = 0; i < priv->rx_ring_num; i++) {
  1132. mlx4_en_deactivate_rx_ring(priv, &priv->rx_ring[i]);
  1133. while (test_bit(NAPI_STATE_SCHED, &priv->rx_cq[i].napi.state))
  1134. msleep(1);
  1135. mlx4_en_deactivate_cq(priv, &priv->rx_cq[i]);
  1136. }
  1137. /* close port*/
  1138. mlx4_CLOSE_PORT(mdev->dev, priv->port);
  1139. }
  1140. static void mlx4_en_restart(struct work_struct *work)
  1141. {
  1142. struct mlx4_en_priv *priv = container_of(work, struct mlx4_en_priv,
  1143. watchdog_task);
  1144. struct mlx4_en_dev *mdev = priv->mdev;
  1145. struct net_device *dev = priv->dev;
  1146. int i;
  1147. en_dbg(DRV, priv, "Watchdog task called for port %d\n", priv->port);
  1148. mutex_lock(&mdev->state_lock);
  1149. if (priv->port_up) {
  1150. mlx4_en_stop_port(dev, 1);
  1151. for (i = 0; i < priv->tx_ring_num; i++)
  1152. netdev_tx_reset_queue(priv->tx_ring[i].tx_queue);
  1153. if (mlx4_en_start_port(dev))
  1154. en_err(priv, "Failed restarting port %d\n", priv->port);
  1155. }
  1156. mutex_unlock(&mdev->state_lock);
  1157. }
  1158. static void mlx4_en_clear_stats(struct net_device *dev)
  1159. {
  1160. struct mlx4_en_priv *priv = netdev_priv(dev);
  1161. struct mlx4_en_dev *mdev = priv->mdev;
  1162. int i;
  1163. if (mlx4_en_DUMP_ETH_STATS(mdev, priv->port, 1))
  1164. en_dbg(HW, priv, "Failed dumping statistics\n");
  1165. memset(&priv->stats, 0, sizeof(priv->stats));
  1166. memset(&priv->pstats, 0, sizeof(priv->pstats));
  1167. memset(&priv->pkstats, 0, sizeof(priv->pkstats));
  1168. memset(&priv->port_stats, 0, sizeof(priv->port_stats));
  1169. for (i = 0; i < priv->tx_ring_num; i++) {
  1170. priv->tx_ring[i].bytes = 0;
  1171. priv->tx_ring[i].packets = 0;
  1172. priv->tx_ring[i].tx_csum = 0;
  1173. }
  1174. for (i = 0; i < priv->rx_ring_num; i++) {
  1175. priv->rx_ring[i].bytes = 0;
  1176. priv->rx_ring[i].packets = 0;
  1177. priv->rx_ring[i].csum_ok = 0;
  1178. priv->rx_ring[i].csum_none = 0;
  1179. }
  1180. }
  1181. static int mlx4_en_open(struct net_device *dev)
  1182. {
  1183. struct mlx4_en_priv *priv = netdev_priv(dev);
  1184. struct mlx4_en_dev *mdev = priv->mdev;
  1185. int err = 0;
  1186. mutex_lock(&mdev->state_lock);
  1187. if (!mdev->device_up) {
  1188. en_err(priv, "Cannot open - device down/disabled\n");
  1189. err = -EBUSY;
  1190. goto out;
  1191. }
  1192. /* Reset HW statistics and SW counters */
  1193. mlx4_en_clear_stats(dev);
  1194. err = mlx4_en_start_port(dev);
  1195. if (err)
  1196. en_err(priv, "Failed starting port:%d\n", priv->port);
  1197. out:
  1198. mutex_unlock(&mdev->state_lock);
  1199. return err;
  1200. }
  1201. static int mlx4_en_close(struct net_device *dev)
  1202. {
  1203. struct mlx4_en_priv *priv = netdev_priv(dev);
  1204. struct mlx4_en_dev *mdev = priv->mdev;
  1205. en_dbg(IFDOWN, priv, "Close port called\n");
  1206. mutex_lock(&mdev->state_lock);
  1207. mlx4_en_stop_port(dev, 0);
  1208. netif_carrier_off(dev);
  1209. mutex_unlock(&mdev->state_lock);
  1210. return 0;
  1211. }
  1212. void mlx4_en_free_resources(struct mlx4_en_priv *priv)
  1213. {
  1214. int i;
  1215. #ifdef CONFIG_RFS_ACCEL
  1216. free_irq_cpu_rmap(priv->dev->rx_cpu_rmap);
  1217. priv->dev->rx_cpu_rmap = NULL;
  1218. #endif
  1219. for (i = 0; i < priv->tx_ring_num; i++) {
  1220. if (priv->tx_ring[i].tx_info)
  1221. mlx4_en_destroy_tx_ring(priv, &priv->tx_ring[i]);
  1222. if (priv->tx_cq[i].buf)
  1223. mlx4_en_destroy_cq(priv, &priv->tx_cq[i]);
  1224. }
  1225. for (i = 0; i < priv->rx_ring_num; i++) {
  1226. if (priv->rx_ring[i].rx_info)
  1227. mlx4_en_destroy_rx_ring(priv, &priv->rx_ring[i],
  1228. priv->prof->rx_ring_size, priv->stride);
  1229. if (priv->rx_cq[i].buf)
  1230. mlx4_en_destroy_cq(priv, &priv->rx_cq[i]);
  1231. }
  1232. if (priv->base_tx_qpn) {
  1233. mlx4_qp_release_range(priv->mdev->dev, priv->base_tx_qpn, priv->tx_ring_num);
  1234. priv->base_tx_qpn = 0;
  1235. }
  1236. }
  1237. int mlx4_en_alloc_resources(struct mlx4_en_priv *priv)
  1238. {
  1239. struct mlx4_en_port_profile *prof = priv->prof;
  1240. int i;
  1241. int err;
  1242. err = mlx4_qp_reserve_range(priv->mdev->dev, priv->tx_ring_num, 256, &priv->base_tx_qpn);
  1243. if (err) {
  1244. en_err(priv, "failed reserving range for TX rings\n");
  1245. return err;
  1246. }
  1247. /* Create tx Rings */
  1248. for (i = 0; i < priv->tx_ring_num; i++) {
  1249. if (mlx4_en_create_cq(priv, &priv->tx_cq[i],
  1250. prof->tx_ring_size, i, TX))
  1251. goto err;
  1252. if (mlx4_en_create_tx_ring(priv, &priv->tx_ring[i], priv->base_tx_qpn + i,
  1253. prof->tx_ring_size, TXBB_SIZE))
  1254. goto err;
  1255. }
  1256. /* Create rx Rings */
  1257. for (i = 0; i < priv->rx_ring_num; i++) {
  1258. if (mlx4_en_create_cq(priv, &priv->rx_cq[i],
  1259. prof->rx_ring_size, i, RX))
  1260. goto err;
  1261. if (mlx4_en_create_rx_ring(priv, &priv->rx_ring[i],
  1262. prof->rx_ring_size, priv->stride))
  1263. goto err;
  1264. }
  1265. #ifdef CONFIG_RFS_ACCEL
  1266. priv->dev->rx_cpu_rmap = alloc_irq_cpu_rmap(priv->rx_ring_num);
  1267. if (!priv->dev->rx_cpu_rmap)
  1268. goto err;
  1269. #endif
  1270. return 0;
  1271. err:
  1272. en_err(priv, "Failed to allocate NIC resources\n");
  1273. return -ENOMEM;
  1274. }
  1275. void mlx4_en_destroy_netdev(struct net_device *dev)
  1276. {
  1277. struct mlx4_en_priv *priv = netdev_priv(dev);
  1278. struct mlx4_en_dev *mdev = priv->mdev;
  1279. en_dbg(DRV, priv, "Destroying netdev on port:%d\n", priv->port);
  1280. /* Unregister device - this will close the port if it was up */
  1281. if (priv->registered)
  1282. unregister_netdev(dev);
  1283. if (priv->allocated)
  1284. mlx4_free_hwq_res(mdev->dev, &priv->res, MLX4_EN_PAGE_SIZE);
  1285. cancel_delayed_work(&priv->stats_task);
  1286. /* flush any pending task for this netdev */
  1287. flush_workqueue(mdev->workqueue);
  1288. /* Detach the netdev so tasks would not attempt to access it */
  1289. mutex_lock(&mdev->state_lock);
  1290. mdev->pndev[priv->port] = NULL;
  1291. mutex_unlock(&mdev->state_lock);
  1292. mlx4_en_free_resources(priv);
  1293. kfree(priv->tx_ring);
  1294. kfree(priv->tx_cq);
  1295. free_netdev(dev);
  1296. }
  1297. static int mlx4_en_change_mtu(struct net_device *dev, int new_mtu)
  1298. {
  1299. struct mlx4_en_priv *priv = netdev_priv(dev);
  1300. struct mlx4_en_dev *mdev = priv->mdev;
  1301. int err = 0;
  1302. en_dbg(DRV, priv, "Change MTU called - current:%d new:%d\n",
  1303. dev->mtu, new_mtu);
  1304. if ((new_mtu < MLX4_EN_MIN_MTU) || (new_mtu > priv->max_mtu)) {
  1305. en_err(priv, "Bad MTU size:%d.\n", new_mtu);
  1306. return -EPERM;
  1307. }
  1308. dev->mtu = new_mtu;
  1309. if (netif_running(dev)) {
  1310. mutex_lock(&mdev->state_lock);
  1311. if (!mdev->device_up) {
  1312. /* NIC is probably restarting - let watchdog task reset
  1313. * the port */
  1314. en_dbg(DRV, priv, "Change MTU called with card down!?\n");
  1315. } else {
  1316. mlx4_en_stop_port(dev, 1);
  1317. err = mlx4_en_start_port(dev);
  1318. if (err) {
  1319. en_err(priv, "Failed restarting port:%d\n",
  1320. priv->port);
  1321. queue_work(mdev->workqueue, &priv->watchdog_task);
  1322. }
  1323. }
  1324. mutex_unlock(&mdev->state_lock);
  1325. }
  1326. return 0;
  1327. }
  1328. static int mlx4_en_set_features(struct net_device *netdev,
  1329. netdev_features_t features)
  1330. {
  1331. struct mlx4_en_priv *priv = netdev_priv(netdev);
  1332. if (features & NETIF_F_LOOPBACK)
  1333. priv->ctrl_flags |= cpu_to_be32(MLX4_WQE_CTRL_FORCE_LOOPBACK);
  1334. else
  1335. priv->ctrl_flags &=
  1336. cpu_to_be32(~MLX4_WQE_CTRL_FORCE_LOOPBACK);
  1337. mlx4_en_update_loopback_state(netdev, features);
  1338. return 0;
  1339. }
  1340. static const struct net_device_ops mlx4_netdev_ops = {
  1341. .ndo_open = mlx4_en_open,
  1342. .ndo_stop = mlx4_en_close,
  1343. .ndo_start_xmit = mlx4_en_xmit,
  1344. .ndo_select_queue = mlx4_en_select_queue,
  1345. .ndo_get_stats = mlx4_en_get_stats,
  1346. .ndo_set_rx_mode = mlx4_en_set_multicast,
  1347. .ndo_set_mac_address = mlx4_en_set_mac,
  1348. .ndo_validate_addr = eth_validate_addr,
  1349. .ndo_change_mtu = mlx4_en_change_mtu,
  1350. .ndo_tx_timeout = mlx4_en_tx_timeout,
  1351. .ndo_vlan_rx_add_vid = mlx4_en_vlan_rx_add_vid,
  1352. .ndo_vlan_rx_kill_vid = mlx4_en_vlan_rx_kill_vid,
  1353. #ifdef CONFIG_NET_POLL_CONTROLLER
  1354. .ndo_poll_controller = mlx4_en_netpoll,
  1355. #endif
  1356. .ndo_set_features = mlx4_en_set_features,
  1357. .ndo_setup_tc = mlx4_en_setup_tc,
  1358. #ifdef CONFIG_RFS_ACCEL
  1359. .ndo_rx_flow_steer = mlx4_en_filter_rfs,
  1360. #endif
  1361. };
  1362. int mlx4_en_init_netdev(struct mlx4_en_dev *mdev, int port,
  1363. struct mlx4_en_port_profile *prof)
  1364. {
  1365. struct net_device *dev;
  1366. struct mlx4_en_priv *priv;
  1367. int err;
  1368. dev = alloc_etherdev_mqs(sizeof(struct mlx4_en_priv),
  1369. MAX_TX_RINGS, MAX_RX_RINGS);
  1370. if (dev == NULL)
  1371. return -ENOMEM;
  1372. netif_set_real_num_tx_queues(dev, prof->tx_ring_num);
  1373. netif_set_real_num_rx_queues(dev, prof->rx_ring_num);
  1374. SET_NETDEV_DEV(dev, &mdev->dev->pdev->dev);
  1375. dev->dev_id = port - 1;
  1376. /*
  1377. * Initialize driver private data
  1378. */
  1379. priv = netdev_priv(dev);
  1380. memset(priv, 0, sizeof(struct mlx4_en_priv));
  1381. priv->dev = dev;
  1382. priv->mdev = mdev;
  1383. priv->ddev = &mdev->pdev->dev;
  1384. priv->prof = prof;
  1385. priv->port = port;
  1386. priv->port_up = false;
  1387. priv->flags = prof->flags;
  1388. priv->ctrl_flags = cpu_to_be32(MLX4_WQE_CTRL_CQ_UPDATE |
  1389. MLX4_WQE_CTRL_SOLICITED);
  1390. priv->num_tx_rings_p_up = mdev->profile.num_tx_rings_p_up;
  1391. priv->tx_ring_num = prof->tx_ring_num;
  1392. priv->tx_ring = kzalloc(sizeof(struct mlx4_en_tx_ring) * MAX_TX_RINGS,
  1393. GFP_KERNEL);
  1394. if (!priv->tx_ring) {
  1395. err = -ENOMEM;
  1396. goto out;
  1397. }
  1398. priv->tx_cq = kzalloc(sizeof(struct mlx4_en_cq) * MAX_RX_RINGS,
  1399. GFP_KERNEL);
  1400. if (!priv->tx_cq) {
  1401. err = -ENOMEM;
  1402. goto out;
  1403. }
  1404. priv->rx_ring_num = prof->rx_ring_num;
  1405. priv->cqe_factor = (mdev->dev->caps.cqe_size == 64) ? 1 : 0;
  1406. priv->mac_index = -1;
  1407. priv->msg_enable = MLX4_EN_MSG_LEVEL;
  1408. spin_lock_init(&priv->stats_lock);
  1409. INIT_WORK(&priv->mcast_task, mlx4_en_do_set_multicast);
  1410. INIT_WORK(&priv->mac_task, mlx4_en_do_set_mac);
  1411. INIT_WORK(&priv->watchdog_task, mlx4_en_restart);
  1412. INIT_WORK(&priv->linkstate_task, mlx4_en_linkstate);
  1413. INIT_DELAYED_WORK(&priv->stats_task, mlx4_en_do_get_stats);
  1414. #ifdef CONFIG_MLX4_EN_DCB
  1415. if (!mlx4_is_slave(priv->mdev->dev))
  1416. dev->dcbnl_ops = &mlx4_en_dcbnl_ops;
  1417. #endif
  1418. /* Query for default mac and max mtu */
  1419. priv->max_mtu = mdev->dev->caps.eth_mtu_cap[priv->port];
  1420. /* Set default MAC */
  1421. dev->addr_len = ETH_ALEN;
  1422. mlx4_en_u64_to_mac(dev->dev_addr, mdev->dev->caps.def_mac[priv->port]);
  1423. if (!is_valid_ether_addr(dev->dev_addr)) {
  1424. en_err(priv, "Port: %d, invalid mac burned: %pM, quiting\n",
  1425. priv->port, dev->dev_addr);
  1426. err = -EINVAL;
  1427. goto out;
  1428. }
  1429. memcpy(priv->prev_mac, dev->dev_addr, sizeof(priv->prev_mac));
  1430. priv->stride = roundup_pow_of_two(sizeof(struct mlx4_en_rx_desc) +
  1431. DS_SIZE * MLX4_EN_MAX_RX_FRAGS);
  1432. err = mlx4_en_alloc_resources(priv);
  1433. if (err)
  1434. goto out;
  1435. #ifdef CONFIG_RFS_ACCEL
  1436. INIT_LIST_HEAD(&priv->filters);
  1437. spin_lock_init(&priv->filters_lock);
  1438. #endif
  1439. /* Allocate page for receive rings */
  1440. err = mlx4_alloc_hwq_res(mdev->dev, &priv->res,
  1441. MLX4_EN_PAGE_SIZE, MLX4_EN_PAGE_SIZE);
  1442. if (err) {
  1443. en_err(priv, "Failed to allocate page for rx qps\n");
  1444. goto out;
  1445. }
  1446. priv->allocated = 1;
  1447. /*
  1448. * Initialize netdev entry points
  1449. */
  1450. dev->netdev_ops = &mlx4_netdev_ops;
  1451. dev->watchdog_timeo = MLX4_EN_WATCHDOG_TIMEOUT;
  1452. netif_set_real_num_tx_queues(dev, priv->tx_ring_num);
  1453. netif_set_real_num_rx_queues(dev, priv->rx_ring_num);
  1454. SET_ETHTOOL_OPS(dev, &mlx4_en_ethtool_ops);
  1455. /*
  1456. * Set driver features
  1457. */
  1458. dev->hw_features = NETIF_F_SG | NETIF_F_IP_CSUM | NETIF_F_IPV6_CSUM;
  1459. if (mdev->LSO_support)
  1460. dev->hw_features |= NETIF_F_TSO | NETIF_F_TSO6;
  1461. dev->vlan_features = dev->hw_features;
  1462. dev->hw_features |= NETIF_F_RXCSUM | NETIF_F_RXHASH;
  1463. dev->features = dev->hw_features | NETIF_F_HIGHDMA |
  1464. NETIF_F_HW_VLAN_TX | NETIF_F_HW_VLAN_RX |
  1465. NETIF_F_HW_VLAN_FILTER;
  1466. dev->hw_features |= NETIF_F_LOOPBACK;
  1467. if (mdev->dev->caps.steering_mode ==
  1468. MLX4_STEERING_MODE_DEVICE_MANAGED)
  1469. dev->hw_features |= NETIF_F_NTUPLE;
  1470. mdev->pndev[port] = dev;
  1471. netif_carrier_off(dev);
  1472. err = register_netdev(dev);
  1473. if (err) {
  1474. en_err(priv, "Netdev registration failed for port %d\n", port);
  1475. goto out;
  1476. }
  1477. priv->registered = 1;
  1478. en_warn(priv, "Using %d TX rings\n", prof->tx_ring_num);
  1479. en_warn(priv, "Using %d RX rings\n", prof->rx_ring_num);
  1480. mlx4_en_update_loopback_state(priv->dev, priv->dev->features);
  1481. /* Configure port */
  1482. mlx4_en_calc_rx_buf(dev);
  1483. err = mlx4_SET_PORT_general(mdev->dev, priv->port,
  1484. priv->rx_skb_size + ETH_FCS_LEN,
  1485. prof->tx_pause, prof->tx_ppp,
  1486. prof->rx_pause, prof->rx_ppp);
  1487. if (err) {
  1488. en_err(priv, "Failed setting port general configurations "
  1489. "for port %d, with error %d\n", priv->port, err);
  1490. goto out;
  1491. }
  1492. /* Init port */
  1493. en_warn(priv, "Initializing port\n");
  1494. err = mlx4_INIT_PORT(mdev->dev, priv->port);
  1495. if (err) {
  1496. en_err(priv, "Failed Initializing port\n");
  1497. goto out;
  1498. }
  1499. mlx4_en_set_default_moderation(priv);
  1500. queue_delayed_work(mdev->workqueue, &priv->stats_task, STATS_DELAY);
  1501. return 0;
  1502. out:
  1503. mlx4_en_destroy_netdev(dev);
  1504. return err;
  1505. }