warp.dts 5.9 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253
  1. /*
  2. * Device Tree Source for PIKA Warp
  3. *
  4. * Copyright (c) 2008 PIKA Technologies
  5. * Sean MacLennan <smaclennan@pikatech.com>
  6. *
  7. * This file is licensed under the terms of the GNU General Public
  8. * License version 2. This program is licensed "as is" without
  9. * any warranty of any kind, whether express or implied.
  10. */
  11. /dts-v1/;
  12. / {
  13. #address-cells = <2>;
  14. #size-cells = <1>;
  15. model = "pika,warp";
  16. compatible = "pika,warp";
  17. dcr-parent = <&{/cpus/cpu@0}>;
  18. aliases {
  19. ethernet0 = &EMAC0;
  20. serial0 = &UART0;
  21. };
  22. cpus {
  23. #address-cells = <1>;
  24. #size-cells = <0>;
  25. cpu@0 {
  26. device_type = "cpu";
  27. model = "PowerPC,440EP";
  28. reg = <0x00000000>;
  29. clock-frequency = <0>; /* Filled in by zImage */
  30. timebase-frequency = <0>; /* Filled in by zImage */
  31. i-cache-line-size = <32>;
  32. d-cache-line-size = <32>;
  33. i-cache-size = <32768>;
  34. d-cache-size = <32768>;
  35. dcr-controller;
  36. dcr-access-method = "native";
  37. };
  38. };
  39. memory {
  40. device_type = "memory";
  41. reg = <0x00000000 0x00000000 0x00000000>; /* Filled in by zImage */
  42. };
  43. UIC0: interrupt-controller0 {
  44. compatible = "ibm,uic-440ep","ibm,uic";
  45. interrupt-controller;
  46. cell-index = <0>;
  47. dcr-reg = <0x0c0 0x009>;
  48. #address-cells = <0>;
  49. #size-cells = <0>;
  50. #interrupt-cells = <2>;
  51. };
  52. UIC1: interrupt-controller1 {
  53. compatible = "ibm,uic-440ep","ibm,uic";
  54. interrupt-controller;
  55. cell-index = <1>;
  56. dcr-reg = <0x0d0 0x009>;
  57. #address-cells = <0>;
  58. #size-cells = <0>;
  59. #interrupt-cells = <2>;
  60. interrupts = <0x1e 0x4 0x1f 0x4>; /* cascade */
  61. interrupt-parent = <&UIC0>;
  62. };
  63. SDR0: sdr {
  64. compatible = "ibm,sdr-440ep";
  65. dcr-reg = <0x00e 0x002>;
  66. };
  67. CPR0: cpr {
  68. compatible = "ibm,cpr-440ep";
  69. dcr-reg = <0x00c 0x002>;
  70. };
  71. plb {
  72. compatible = "ibm,plb-440ep", "ibm,plb-440gp", "ibm,plb4";
  73. #address-cells = <2>;
  74. #size-cells = <1>;
  75. ranges;
  76. clock-frequency = <0>; /* Filled in by zImage */
  77. SDRAM0: sdram {
  78. compatible = "ibm,sdram-440ep", "ibm,sdram-405gp";
  79. dcr-reg = <0x010 0x002>;
  80. };
  81. DMA0: dma {
  82. compatible = "ibm,dma-440ep", "ibm,dma-440gp";
  83. dcr-reg = <0x100 0x027>;
  84. };
  85. MAL0: mcmal {
  86. compatible = "ibm,mcmal-440ep", "ibm,mcmal-440gp", "ibm,mcmal";
  87. dcr-reg = <0x180 0x062>;
  88. num-tx-chans = <4>;
  89. num-rx-chans = <2>;
  90. interrupt-parent = <&MAL0>;
  91. interrupts = <0x0 0x1 0x2 0x3 0x4>;
  92. #interrupt-cells = <1>;
  93. #address-cells = <0>;
  94. #size-cells = <0>;
  95. interrupt-map = </*TXEOB*/ 0x0 &UIC0 0xa 0x4
  96. /*RXEOB*/ 0x1 &UIC0 0xb 0x4
  97. /*SERR*/ 0x2 &UIC1 0x0 0x4
  98. /*TXDE*/ 0x3 &UIC1 0x1 0x4
  99. /*RXDE*/ 0x4 &UIC1 0x2 0x4>;
  100. };
  101. POB0: opb {
  102. compatible = "ibm,opb-440ep", "ibm,opb-440gp", "ibm,opb";
  103. #address-cells = <1>;
  104. #size-cells = <1>;
  105. ranges = <0x00000000 0x00000000 0x00000000 0x80000000
  106. 0x80000000 0x00000000 0x80000000 0x80000000>;
  107. interrupt-parent = <&UIC1>;
  108. interrupts = <0x7 0x4>;
  109. clock-frequency = <0>; /* Filled in by zImage */
  110. EBC0: ebc {
  111. compatible = "ibm,ebc-440ep", "ibm,ebc-440gp", "ibm,ebc";
  112. dcr-reg = <0x012 0x002>;
  113. #address-cells = <2>;
  114. #size-cells = <1>;
  115. clock-frequency = <0>; /* Filled in by zImage */
  116. interrupts = <0x5 0x1>;
  117. interrupt-parent = <&UIC1>;
  118. fpga@2,0 {
  119. compatible = "pika,fpga";
  120. reg = <0x00000002 0x00000000 0x00001000>;
  121. interrupts = <0x18 0x8>;
  122. interrupt-parent = <&UIC0>;
  123. };
  124. fpga@2,4000 {
  125. compatible = "pika,fpga-sd";
  126. reg = <0x00000002 0x00004000 0x00000A00>;
  127. };
  128. nor_flash@0,0 {
  129. compatible = "amd,s29gl032a", "cfi-flash";
  130. bank-width = <2>;
  131. reg = <0x00000000 0x00000000 0x00400000>;
  132. #address-cells = <1>;
  133. #size-cells = <1>;
  134. partition@300000 {
  135. label = "fpga";
  136. reg = <0x0030000 0x00040000>;
  137. };
  138. partition@340000 {
  139. label = "env";
  140. reg = <0x0340000 0x00040000>;
  141. };
  142. partition@380000 {
  143. label = "u-boot";
  144. reg = <0x0380000 0x00080000>;
  145. };
  146. };
  147. };
  148. UART0: serial@ef600300 {
  149. device_type = "serial";
  150. compatible = "ns16550";
  151. reg = <0xef600300 0x00000008>;
  152. virtual-reg = <0xef600300>;
  153. clock-frequency = <0>; /* Filled in by zImage */
  154. current-speed = <115200>;
  155. interrupt-parent = <&UIC0>;
  156. interrupts = <0x0 0x4>;
  157. };
  158. IIC0: i2c@ef600700 {
  159. compatible = "ibm,iic-440ep", "ibm,iic-440gp", "ibm,iic";
  160. reg = <0xef600700 0x00000014>;
  161. interrupt-parent = <&UIC0>;
  162. interrupts = <0x2 0x4>;
  163. index = <0x0>;
  164. #address-cells = <1>;
  165. #size-cells = <0>;
  166. ad7414@4a {
  167. compatible = "adi,ad7414";
  168. reg = <0x4a>;
  169. interrupts = <0x19 0x8>;
  170. interrupt-parent = <&UIC0>;
  171. };
  172. };
  173. GPIO0: gpio@ef600b00 {
  174. compatible = "ibm,gpio-440ep";
  175. reg = <0xef600b00 0x00000048>;
  176. #gpio-cells = <2>;
  177. gpio-controller;
  178. };
  179. GPIO1: gpio@ef600c00 {
  180. compatible = "ibm,gpio-440ep";
  181. reg = <0xef600c00 0x00000048>;
  182. #gpio-cells = <2>;
  183. gpio-controller;
  184. led@31 {
  185. compatible = "linux,gpio-led";
  186. linux,name = ":green:";
  187. gpios = <&GPIO1 0x30 0>;
  188. };
  189. };
  190. ZMII0: emac-zmii@ef600d00 {
  191. compatible = "ibm,zmii-440ep", "ibm,zmii-440gp", "ibm,zmii";
  192. reg = <0xef600d00 0x0000000c>;
  193. };
  194. EMAC0: ethernet@ef600e00 {
  195. device_type = "network";
  196. compatible = "ibm,emac-440ep", "ibm,emac-440gp", "ibm,emac";
  197. interrupt-parent = <&UIC1>;
  198. interrupts = <0x1c 0x4 0x1d 0x4>;
  199. reg = <0xef600e00 0x00000070>;
  200. local-mac-address = [000000000000];
  201. mal-device = <&MAL0>;
  202. mal-tx-channel = <0 1>;
  203. mal-rx-channel = <0>;
  204. cell-index = <0>;
  205. max-frame-size = <1500>;
  206. rx-fifo-size = <4096>;
  207. tx-fifo-size = <2048>;
  208. phy-mode = "rmii";
  209. phy-map = <0x00000000>;
  210. zmii-device = <&ZMII0>;
  211. zmii-channel = <0>;
  212. };
  213. usb@ef601000 {
  214. compatible = "ohci-be";
  215. reg = <0xef601000 0x00000080>;
  216. interrupts = <0x8 0x1 0x9 0x1>;
  217. interrupt-parent = < &UIC1 >;
  218. };
  219. };
  220. };
  221. chosen {
  222. linux,stdout-path = "/plb/opb/serial@ef600300";
  223. };
  224. };