omap_hwmod.c 95 KB

12345678910111213141516171819202122232425262728293031323334353637383940414243444546474849505152535455565758596061626364656667686970717273747576777879808182838485868788899091929394959697989910010110210310410510610710810911011111211311411511611711811912012112212312412512612712812913013113213313413513613713813914014114214314414514614714814915015115215315415515615715815916016116216316416516616716816917017117217317417517617717817918018118218318418518618718818919019119219319419519619719819920020120220320420520620720820921021121221321421521621721821922022122222322422522622722822923023123223323423523623723823924024124224324424524624724824925025125225325425525625725825926026126226326426526626726826927027127227327427527627727827928028128228328428528628728828929029129229329429529629729829930030130230330430530630730830931031131231331431531631731831932032132232332432532632732832933033133233333433533633733833934034134234334434534634734834935035135235335435535635735835936036136236336436536636736836937037137237337437537637737837938038138238338438538638738838939039139239339439539639739839940040140240340440540640740840941041141241341441541641741841942042142242342442542642742842943043143243343443543643743843944044144244344444544644744844945045145245345445545645745845946046146246346446546646746846947047147247347447547647747847948048148248348448548648748848949049149249349449549649749849950050150250350450550650750850951051151251351451551651751851952052152252352452552652752852953053153253353453553653753853954054154254354454554654754854955055155255355455555655755855956056156256356456556656756856957057157257357457557657757857958058158258358458558658758858959059159259359459559659759859960060160260360460560660760860961061161261361461561661761861962062162262362462562662762862963063163263363463563663763863964064164264364464564664764864965065165265365465565665765865966066166266366466566666766866967067167267367467567667767867968068168268368468568668768868969069169269369469569669769869970070170270370470570670770870971071171271371471571671771871972072172272372472572672772872973073173273373473573673773873974074174274374474574674774874975075175275375475575675775875976076176276376476576676776876977077177277377477577677777877978078178278378478578678778878979079179279379479579679779879980080180280380480580680780880981081181281381481581681781881982082182282382482582682782882983083183283383483583683783883984084184284384484584684784884985085185285385485585685785885986086186286386486586686786886987087187287387487587687787887988088188288388488588688788888989089189289389489589689789889990090190290390490590690790890991091191291391491591691791891992092192292392492592692792892993093193293393493593693793893994094194294394494594694794894995095195295395495595695795895996096196296396496596696796896997097197297397497597697797897998098198298398498598698798898999099199299399499599699799899910001001100210031004100510061007100810091010101110121013101410151016101710181019102010211022102310241025102610271028102910301031103210331034103510361037103810391040104110421043104410451046104710481049105010511052105310541055105610571058105910601061106210631064106510661067106810691070107110721073107410751076107710781079108010811082108310841085108610871088108910901091109210931094109510961097109810991100110111021103110411051106110711081109111011111112111311141115111611171118111911201121112211231124112511261127112811291130113111321133113411351136113711381139114011411142114311441145114611471148114911501151115211531154115511561157115811591160116111621163116411651166116711681169117011711172117311741175117611771178117911801181118211831184118511861187118811891190119111921193119411951196119711981199120012011202120312041205120612071208120912101211121212131214121512161217121812191220122112221223122412251226122712281229123012311232123312341235123612371238123912401241124212431244124512461247124812491250125112521253125412551256125712581259126012611262126312641265126612671268126912701271127212731274127512761277127812791280128112821283128412851286128712881289129012911292129312941295129612971298129913001301130213031304130513061307130813091310131113121313131413151316131713181319132013211322132313241325132613271328132913301331133213331334133513361337133813391340134113421343134413451346134713481349135013511352135313541355135613571358135913601361136213631364136513661367136813691370137113721373137413751376137713781379138013811382138313841385138613871388138913901391139213931394139513961397139813991400140114021403140414051406140714081409141014111412141314141415141614171418141914201421142214231424142514261427142814291430143114321433143414351436143714381439144014411442144314441445144614471448144914501451145214531454145514561457145814591460146114621463146414651466146714681469147014711472147314741475147614771478147914801481148214831484148514861487148814891490149114921493149414951496149714981499150015011502150315041505150615071508150915101511151215131514151515161517151815191520152115221523152415251526152715281529153015311532153315341535153615371538153915401541154215431544154515461547154815491550155115521553155415551556155715581559156015611562156315641565156615671568156915701571157215731574157515761577157815791580158115821583158415851586158715881589159015911592159315941595159615971598159916001601160216031604160516061607160816091610161116121613161416151616161716181619162016211622162316241625162616271628162916301631163216331634163516361637163816391640164116421643164416451646164716481649165016511652165316541655165616571658165916601661166216631664166516661667166816691670167116721673167416751676167716781679168016811682168316841685168616871688168916901691169216931694169516961697169816991700170117021703170417051706170717081709171017111712171317141715171617171718171917201721172217231724172517261727172817291730173117321733173417351736173717381739174017411742174317441745174617471748174917501751175217531754175517561757175817591760176117621763176417651766176717681769177017711772177317741775177617771778177917801781178217831784178517861787178817891790179117921793179417951796179717981799180018011802180318041805180618071808180918101811181218131814181518161817181818191820182118221823182418251826182718281829183018311832183318341835183618371838183918401841184218431844184518461847184818491850185118521853185418551856185718581859186018611862186318641865186618671868186918701871187218731874187518761877187818791880188118821883188418851886188718881889189018911892189318941895189618971898189919001901190219031904190519061907190819091910191119121913191419151916191719181919192019211922192319241925192619271928192919301931193219331934193519361937193819391940194119421943194419451946194719481949195019511952195319541955195619571958195919601961196219631964196519661967196819691970197119721973197419751976197719781979198019811982198319841985198619871988198919901991199219931994199519961997199819992000200120022003200420052006200720082009201020112012201320142015201620172018201920202021202220232024202520262027202820292030203120322033203420352036203720382039204020412042204320442045204620472048204920502051205220532054205520562057205820592060206120622063206420652066206720682069207020712072207320742075207620772078207920802081208220832084208520862087208820892090209120922093209420952096209720982099210021012102210321042105210621072108210921102111211221132114211521162117211821192120212121222123212421252126212721282129213021312132213321342135213621372138213921402141214221432144214521462147214821492150215121522153215421552156215721582159216021612162216321642165216621672168216921702171217221732174217521762177217821792180218121822183218421852186218721882189219021912192219321942195219621972198219922002201220222032204220522062207220822092210221122122213221422152216221722182219222022212222222322242225222622272228222922302231223222332234223522362237223822392240224122422243224422452246224722482249225022512252225322542255225622572258225922602261226222632264226522662267226822692270227122722273227422752276227722782279228022812282228322842285228622872288228922902291229222932294229522962297229822992300230123022303230423052306230723082309231023112312231323142315231623172318231923202321232223232324232523262327232823292330233123322333233423352336233723382339234023412342234323442345234623472348234923502351235223532354235523562357235823592360236123622363236423652366236723682369237023712372237323742375237623772378237923802381238223832384238523862387238823892390239123922393239423952396239723982399240024012402240324042405240624072408240924102411241224132414241524162417241824192420242124222423242424252426242724282429243024312432243324342435243624372438243924402441244224432444244524462447244824492450245124522453245424552456245724582459246024612462246324642465246624672468246924702471247224732474247524762477247824792480248124822483248424852486248724882489249024912492249324942495249624972498249925002501250225032504250525062507250825092510251125122513251425152516251725182519252025212522252325242525252625272528252925302531253225332534253525362537253825392540254125422543254425452546254725482549255025512552255325542555255625572558255925602561256225632564256525662567256825692570257125722573257425752576257725782579258025812582258325842585258625872588258925902591259225932594259525962597259825992600260126022603260426052606260726082609261026112612261326142615261626172618261926202621262226232624262526262627262826292630263126322633263426352636263726382639264026412642264326442645264626472648264926502651265226532654265526562657265826592660266126622663266426652666266726682669267026712672267326742675267626772678267926802681268226832684268526862687268826892690269126922693269426952696269726982699270027012702270327042705270627072708270927102711271227132714271527162717271827192720272127222723272427252726272727282729273027312732273327342735273627372738273927402741274227432744274527462747274827492750275127522753275427552756275727582759276027612762276327642765276627672768276927702771277227732774277527762777277827792780278127822783278427852786278727882789279027912792279327942795279627972798279928002801280228032804280528062807280828092810281128122813281428152816281728182819282028212822282328242825282628272828282928302831283228332834283528362837283828392840284128422843284428452846284728482849285028512852285328542855285628572858285928602861286228632864286528662867286828692870287128722873287428752876287728782879288028812882288328842885288628872888288928902891289228932894289528962897289828992900290129022903290429052906290729082909291029112912291329142915291629172918291929202921292229232924292529262927292829292930293129322933293429352936293729382939294029412942294329442945294629472948294929502951295229532954295529562957295829592960296129622963296429652966296729682969297029712972297329742975297629772978297929802981298229832984298529862987298829892990299129922993299429952996299729982999300030013002300330043005300630073008300930103011301230133014301530163017301830193020302130223023302430253026302730283029303030313032303330343035303630373038303930403041304230433044304530463047304830493050305130523053305430553056305730583059306030613062306330643065306630673068306930703071307230733074307530763077307830793080308130823083308430853086308730883089309030913092309330943095309630973098309931003101310231033104310531063107310831093110311131123113311431153116311731183119312031213122312331243125312631273128312931303131313231333134313531363137313831393140314131423143314431453146314731483149315031513152315331543155315631573158315931603161316231633164316531663167316831693170317131723173317431753176317731783179318031813182318331843185318631873188318931903191319231933194319531963197319831993200320132023203320432053206320732083209321032113212321332143215321632173218321932203221322232233224322532263227322832293230323132323233323432353236323732383239324032413242324332443245324632473248324932503251325232533254325532563257325832593260326132623263326432653266326732683269327032713272327332743275327632773278327932803281328232833284328532863287328832893290329132923293329432953296329732983299330033013302330333043305330633073308330933103311331233133314331533163317331833193320332133223323332433253326332733283329333033313332333333343335333633373338333933403341334233433344334533463347334833493350335133523353335433553356335733583359336033613362336333643365336633673368336933703371337233733374337533763377337833793380338133823383338433853386338733883389339033913392339333943395339633973398339934003401340234033404340534063407340834093410341134123413341434153416341734183419342034213422342334243425342634273428342934303431343234333434343534363437
  1. /*
  2. * omap_hwmod implementation for OMAP2/3/4
  3. *
  4. * Copyright (C) 2009-2011 Nokia Corporation
  5. * Copyright (C) 2011-2012 Texas Instruments, Inc.
  6. *
  7. * Paul Walmsley, Benoît Cousson, Kevin Hilman
  8. *
  9. * Created in collaboration with (alphabetical order): Thara Gopinath,
  10. * Tony Lindgren, Rajendra Nayak, Vikram Pandita, Sakari Poussa, Anand
  11. * Sawant, Santosh Shilimkar, Richard Woodruff
  12. *
  13. * This program is free software; you can redistribute it and/or modify
  14. * it under the terms of the GNU General Public License version 2 as
  15. * published by the Free Software Foundation.
  16. *
  17. * Introduction
  18. * ------------
  19. * One way to view an OMAP SoC is as a collection of largely unrelated
  20. * IP blocks connected by interconnects. The IP blocks include
  21. * devices such as ARM processors, audio serial interfaces, UARTs,
  22. * etc. Some of these devices, like the DSP, are created by TI;
  23. * others, like the SGX, largely originate from external vendors. In
  24. * TI's documentation, on-chip devices are referred to as "OMAP
  25. * modules." Some of these IP blocks are identical across several
  26. * OMAP versions. Others are revised frequently.
  27. *
  28. * These OMAP modules are tied together by various interconnects.
  29. * Most of the address and data flow between modules is via OCP-based
  30. * interconnects such as the L3 and L4 buses; but there are other
  31. * interconnects that distribute the hardware clock tree, handle idle
  32. * and reset signaling, supply power, and connect the modules to
  33. * various pads or balls on the OMAP package.
  34. *
  35. * OMAP hwmod provides a consistent way to describe the on-chip
  36. * hardware blocks and their integration into the rest of the chip.
  37. * This description can be automatically generated from the TI
  38. * hardware database. OMAP hwmod provides a standard, consistent API
  39. * to reset, enable, idle, and disable these hardware blocks. And
  40. * hwmod provides a way for other core code, such as the Linux device
  41. * code or the OMAP power management and address space mapping code,
  42. * to query the hardware database.
  43. *
  44. * Using hwmod
  45. * -----------
  46. * Drivers won't call hwmod functions directly. That is done by the
  47. * omap_device code, and in rare occasions, by custom integration code
  48. * in arch/arm/ *omap*. The omap_device code includes functions to
  49. * build a struct platform_device using omap_hwmod data, and that is
  50. * currently how hwmod data is communicated to drivers and to the
  51. * Linux driver model. Most drivers will call omap_hwmod functions only
  52. * indirectly, via pm_runtime*() functions.
  53. *
  54. * From a layering perspective, here is where the OMAP hwmod code
  55. * fits into the kernel software stack:
  56. *
  57. * +-------------------------------+
  58. * | Device driver code |
  59. * | (e.g., drivers/) |
  60. * +-------------------------------+
  61. * | Linux driver model |
  62. * | (platform_device / |
  63. * | platform_driver data/code) |
  64. * +-------------------------------+
  65. * | OMAP core-driver integration |
  66. * |(arch/arm/mach-omap2/devices.c)|
  67. * +-------------------------------+
  68. * | omap_device code |
  69. * | (../plat-omap/omap_device.c) |
  70. * +-------------------------------+
  71. * ----> | omap_hwmod code/data | <-----
  72. * | (../mach-omap2/omap_hwmod*) |
  73. * +-------------------------------+
  74. * | OMAP clock/PRCM/register fns |
  75. * | (__raw_{read,write}l, clk*) |
  76. * +-------------------------------+
  77. *
  78. * Device drivers should not contain any OMAP-specific code or data in
  79. * them. They should only contain code to operate the IP block that
  80. * the driver is responsible for. This is because these IP blocks can
  81. * also appear in other SoCs, either from TI (such as DaVinci) or from
  82. * other manufacturers; and drivers should be reusable across other
  83. * platforms.
  84. *
  85. * The OMAP hwmod code also will attempt to reset and idle all on-chip
  86. * devices upon boot. The goal here is for the kernel to be
  87. * completely self-reliant and independent from bootloaders. This is
  88. * to ensure a repeatable configuration, both to ensure consistent
  89. * runtime behavior, and to make it easier for others to reproduce
  90. * bugs.
  91. *
  92. * OMAP module activity states
  93. * ---------------------------
  94. * The hwmod code considers modules to be in one of several activity
  95. * states. IP blocks start out in an UNKNOWN state, then once they
  96. * are registered via the hwmod code, proceed to the REGISTERED state.
  97. * Once their clock names are resolved to clock pointers, the module
  98. * enters the CLKS_INITED state; and finally, once the module has been
  99. * reset and the integration registers programmed, the INITIALIZED state
  100. * is entered. The hwmod code will then place the module into either
  101. * the IDLE state to save power, or in the case of a critical system
  102. * module, the ENABLED state.
  103. *
  104. * OMAP core integration code can then call omap_hwmod*() functions
  105. * directly to move the module between the IDLE, ENABLED, and DISABLED
  106. * states, as needed. This is done during both the PM idle loop, and
  107. * in the OMAP core integration code's implementation of the PM runtime
  108. * functions.
  109. *
  110. * References
  111. * ----------
  112. * This is a partial list.
  113. * - OMAP2420 Multimedia Processor Silicon Revision 2.1.1, 2.2 (SWPU064)
  114. * - OMAP2430 Multimedia Device POP Silicon Revision 2.1 (SWPU090)
  115. * - OMAP34xx Multimedia Device Silicon Revision 3.1 (SWPU108)
  116. * - OMAP4430 Multimedia Device Silicon Revision 1.0 (SWPU140)
  117. * - Open Core Protocol Specification 2.2
  118. *
  119. * To do:
  120. * - handle IO mapping
  121. * - bus throughput & module latency measurement code
  122. *
  123. * XXX add tests at the beginning of each function to ensure the hwmod is
  124. * in the appropriate state
  125. * XXX error return values should be checked to ensure that they are
  126. * appropriate
  127. */
  128. #undef DEBUG
  129. #include <linux/kernel.h>
  130. #include <linux/errno.h>
  131. #include <linux/io.h>
  132. #include <linux/clk.h>
  133. #include <linux/delay.h>
  134. #include <linux/err.h>
  135. #include <linux/list.h>
  136. #include <linux/mutex.h>
  137. #include <linux/spinlock.h>
  138. #include <linux/slab.h>
  139. #include <linux/bootmem.h>
  140. #include "common.h"
  141. #include <plat/cpu.h>
  142. #include "clockdomain.h"
  143. #include "powerdomain.h"
  144. #include <plat/clock.h>
  145. #include <plat/omap_hwmod.h>
  146. #include <plat/prcm.h>
  147. #include "cm2xxx_3xxx.h"
  148. #include "cminst44xx.h"
  149. #include "prm2xxx_3xxx.h"
  150. #include "prm44xx.h"
  151. #include "prminst44xx.h"
  152. #include "mux.h"
  153. #include "pm.h"
  154. /* Maximum microseconds to wait for OMAP module to softreset */
  155. #define MAX_MODULE_SOFTRESET_WAIT 10000
  156. /* Name of the OMAP hwmod for the MPU */
  157. #define MPU_INITIATOR_NAME "mpu"
  158. /*
  159. * Number of struct omap_hwmod_link records per struct
  160. * omap_hwmod_ocp_if record (master->slave and slave->master)
  161. */
  162. #define LINKS_PER_OCP_IF 2
  163. /* omap_hwmod_list contains all registered struct omap_hwmods */
  164. static LIST_HEAD(omap_hwmod_list);
  165. /* mpu_oh: used to add/remove MPU initiator from sleepdep list */
  166. static struct omap_hwmod *mpu_oh;
  167. /* io_chain_lock: used to serialize reconfigurations of the I/O chain */
  168. static DEFINE_SPINLOCK(io_chain_lock);
  169. /*
  170. * linkspace: ptr to a buffer that struct omap_hwmod_link records are
  171. * allocated from - used to reduce the number of small memory
  172. * allocations, which has a significant impact on performance
  173. */
  174. static struct omap_hwmod_link *linkspace;
  175. /*
  176. * free_ls, max_ls: array indexes into linkspace; representing the
  177. * next free struct omap_hwmod_link index, and the maximum number of
  178. * struct omap_hwmod_link records allocated (respectively)
  179. */
  180. static unsigned short free_ls, max_ls, ls_supp;
  181. /* Private functions */
  182. /**
  183. * _fetch_next_ocp_if - return the next OCP interface in a list
  184. * @p: ptr to a ptr to the list_head inside the ocp_if to return
  185. * @i: pointer to the index of the element pointed to by @p in the list
  186. *
  187. * Return a pointer to the struct omap_hwmod_ocp_if record
  188. * containing the struct list_head pointed to by @p, and increment
  189. * @p such that a future call to this routine will return the next
  190. * record.
  191. */
  192. static struct omap_hwmod_ocp_if *_fetch_next_ocp_if(struct list_head **p,
  193. int *i)
  194. {
  195. struct omap_hwmod_ocp_if *oi;
  196. oi = list_entry(*p, struct omap_hwmod_link, node)->ocp_if;
  197. *p = (*p)->next;
  198. *i = *i + 1;
  199. return oi;
  200. }
  201. /**
  202. * _update_sysc_cache - return the module OCP_SYSCONFIG register, keep copy
  203. * @oh: struct omap_hwmod *
  204. *
  205. * Load the current value of the hwmod OCP_SYSCONFIG register into the
  206. * struct omap_hwmod for later use. Returns -EINVAL if the hwmod has no
  207. * OCP_SYSCONFIG register or 0 upon success.
  208. */
  209. static int _update_sysc_cache(struct omap_hwmod *oh)
  210. {
  211. if (!oh->class->sysc) {
  212. WARN(1, "omap_hwmod: %s: cannot read OCP_SYSCONFIG: not defined on hwmod's class\n", oh->name);
  213. return -EINVAL;
  214. }
  215. /* XXX ensure module interface clock is up */
  216. oh->_sysc_cache = omap_hwmod_read(oh, oh->class->sysc->sysc_offs);
  217. if (!(oh->class->sysc->sysc_flags & SYSC_NO_CACHE))
  218. oh->_int_flags |= _HWMOD_SYSCONFIG_LOADED;
  219. return 0;
  220. }
  221. /**
  222. * _write_sysconfig - write a value to the module's OCP_SYSCONFIG register
  223. * @v: OCP_SYSCONFIG value to write
  224. * @oh: struct omap_hwmod *
  225. *
  226. * Write @v into the module class' OCP_SYSCONFIG register, if it has
  227. * one. No return value.
  228. */
  229. static void _write_sysconfig(u32 v, struct omap_hwmod *oh)
  230. {
  231. if (!oh->class->sysc) {
  232. WARN(1, "omap_hwmod: %s: cannot write OCP_SYSCONFIG: not defined on hwmod's class\n", oh->name);
  233. return;
  234. }
  235. /* XXX ensure module interface clock is up */
  236. /* Module might have lost context, always update cache and register */
  237. oh->_sysc_cache = v;
  238. omap_hwmod_write(v, oh, oh->class->sysc->sysc_offs);
  239. }
  240. /**
  241. * _set_master_standbymode: set the OCP_SYSCONFIG MIDLEMODE field in @v
  242. * @oh: struct omap_hwmod *
  243. * @standbymode: MIDLEMODE field bits
  244. * @v: pointer to register contents to modify
  245. *
  246. * Update the master standby mode bits in @v to be @standbymode for
  247. * the @oh hwmod. Does not write to the hardware. Returns -EINVAL
  248. * upon error or 0 upon success.
  249. */
  250. static int _set_master_standbymode(struct omap_hwmod *oh, u8 standbymode,
  251. u32 *v)
  252. {
  253. u32 mstandby_mask;
  254. u8 mstandby_shift;
  255. if (!oh->class->sysc ||
  256. !(oh->class->sysc->sysc_flags & SYSC_HAS_MIDLEMODE))
  257. return -EINVAL;
  258. if (!oh->class->sysc->sysc_fields) {
  259. WARN(1, "omap_hwmod: %s: offset struct for sysconfig not provided in class\n", oh->name);
  260. return -EINVAL;
  261. }
  262. mstandby_shift = oh->class->sysc->sysc_fields->midle_shift;
  263. mstandby_mask = (0x3 << mstandby_shift);
  264. *v &= ~mstandby_mask;
  265. *v |= __ffs(standbymode) << mstandby_shift;
  266. return 0;
  267. }
  268. /**
  269. * _set_slave_idlemode: set the OCP_SYSCONFIG SIDLEMODE field in @v
  270. * @oh: struct omap_hwmod *
  271. * @idlemode: SIDLEMODE field bits
  272. * @v: pointer to register contents to modify
  273. *
  274. * Update the slave idle mode bits in @v to be @idlemode for the @oh
  275. * hwmod. Does not write to the hardware. Returns -EINVAL upon error
  276. * or 0 upon success.
  277. */
  278. static int _set_slave_idlemode(struct omap_hwmod *oh, u8 idlemode, u32 *v)
  279. {
  280. u32 sidle_mask;
  281. u8 sidle_shift;
  282. if (!oh->class->sysc ||
  283. !(oh->class->sysc->sysc_flags & SYSC_HAS_SIDLEMODE))
  284. return -EINVAL;
  285. if (!oh->class->sysc->sysc_fields) {
  286. WARN(1, "omap_hwmod: %s: offset struct for sysconfig not provided in class\n", oh->name);
  287. return -EINVAL;
  288. }
  289. sidle_shift = oh->class->sysc->sysc_fields->sidle_shift;
  290. sidle_mask = (0x3 << sidle_shift);
  291. *v &= ~sidle_mask;
  292. *v |= __ffs(idlemode) << sidle_shift;
  293. return 0;
  294. }
  295. /**
  296. * _set_clockactivity: set OCP_SYSCONFIG.CLOCKACTIVITY bits in @v
  297. * @oh: struct omap_hwmod *
  298. * @clockact: CLOCKACTIVITY field bits
  299. * @v: pointer to register contents to modify
  300. *
  301. * Update the clockactivity mode bits in @v to be @clockact for the
  302. * @oh hwmod. Used for additional powersaving on some modules. Does
  303. * not write to the hardware. Returns -EINVAL upon error or 0 upon
  304. * success.
  305. */
  306. static int _set_clockactivity(struct omap_hwmod *oh, u8 clockact, u32 *v)
  307. {
  308. u32 clkact_mask;
  309. u8 clkact_shift;
  310. if (!oh->class->sysc ||
  311. !(oh->class->sysc->sysc_flags & SYSC_HAS_CLOCKACTIVITY))
  312. return -EINVAL;
  313. if (!oh->class->sysc->sysc_fields) {
  314. WARN(1, "omap_hwmod: %s: offset struct for sysconfig not provided in class\n", oh->name);
  315. return -EINVAL;
  316. }
  317. clkact_shift = oh->class->sysc->sysc_fields->clkact_shift;
  318. clkact_mask = (0x3 << clkact_shift);
  319. *v &= ~clkact_mask;
  320. *v |= clockact << clkact_shift;
  321. return 0;
  322. }
  323. /**
  324. * _set_softreset: set OCP_SYSCONFIG.CLOCKACTIVITY bits in @v
  325. * @oh: struct omap_hwmod *
  326. * @v: pointer to register contents to modify
  327. *
  328. * Set the SOFTRESET bit in @v for hwmod @oh. Returns -EINVAL upon
  329. * error or 0 upon success.
  330. */
  331. static int _set_softreset(struct omap_hwmod *oh, u32 *v)
  332. {
  333. u32 softrst_mask;
  334. if (!oh->class->sysc ||
  335. !(oh->class->sysc->sysc_flags & SYSC_HAS_SOFTRESET))
  336. return -EINVAL;
  337. if (!oh->class->sysc->sysc_fields) {
  338. WARN(1, "omap_hwmod: %s: offset struct for sysconfig not provided in class\n", oh->name);
  339. return -EINVAL;
  340. }
  341. softrst_mask = (0x1 << oh->class->sysc->sysc_fields->srst_shift);
  342. *v |= softrst_mask;
  343. return 0;
  344. }
  345. /**
  346. * _set_module_autoidle: set the OCP_SYSCONFIG AUTOIDLE field in @v
  347. * @oh: struct omap_hwmod *
  348. * @autoidle: desired AUTOIDLE bitfield value (0 or 1)
  349. * @v: pointer to register contents to modify
  350. *
  351. * Update the module autoidle bit in @v to be @autoidle for the @oh
  352. * hwmod. The autoidle bit controls whether the module can gate
  353. * internal clocks automatically when it isn't doing anything; the
  354. * exact function of this bit varies on a per-module basis. This
  355. * function does not write to the hardware. Returns -EINVAL upon
  356. * error or 0 upon success.
  357. */
  358. static int _set_module_autoidle(struct omap_hwmod *oh, u8 autoidle,
  359. u32 *v)
  360. {
  361. u32 autoidle_mask;
  362. u8 autoidle_shift;
  363. if (!oh->class->sysc ||
  364. !(oh->class->sysc->sysc_flags & SYSC_HAS_AUTOIDLE))
  365. return -EINVAL;
  366. if (!oh->class->sysc->sysc_fields) {
  367. WARN(1, "omap_hwmod: %s: offset struct for sysconfig not provided in class\n", oh->name);
  368. return -EINVAL;
  369. }
  370. autoidle_shift = oh->class->sysc->sysc_fields->autoidle_shift;
  371. autoidle_mask = (0x1 << autoidle_shift);
  372. *v &= ~autoidle_mask;
  373. *v |= autoidle << autoidle_shift;
  374. return 0;
  375. }
  376. /**
  377. * _set_idle_ioring_wakeup - enable/disable IO pad wakeup on hwmod idle for mux
  378. * @oh: struct omap_hwmod *
  379. * @set_wake: bool value indicating to set (true) or clear (false) wakeup enable
  380. *
  381. * Set or clear the I/O pad wakeup flag in the mux entries for the
  382. * hwmod @oh. This function changes the @oh->mux->pads_dynamic array
  383. * in memory. If the hwmod is currently idled, and the new idle
  384. * values don't match the previous ones, this function will also
  385. * update the SCM PADCTRL registers. Otherwise, if the hwmod is not
  386. * currently idled, this function won't touch the hardware: the new
  387. * mux settings are written to the SCM PADCTRL registers when the
  388. * hwmod is idled. No return value.
  389. */
  390. static void _set_idle_ioring_wakeup(struct omap_hwmod *oh, bool set_wake)
  391. {
  392. struct omap_device_pad *pad;
  393. bool change = false;
  394. u16 prev_idle;
  395. int j;
  396. if (!oh->mux || !oh->mux->enabled)
  397. return;
  398. for (j = 0; j < oh->mux->nr_pads_dynamic; j++) {
  399. pad = oh->mux->pads_dynamic[j];
  400. if (!(pad->flags & OMAP_DEVICE_PAD_WAKEUP))
  401. continue;
  402. prev_idle = pad->idle;
  403. if (set_wake)
  404. pad->idle |= OMAP_WAKEUP_EN;
  405. else
  406. pad->idle &= ~OMAP_WAKEUP_EN;
  407. if (prev_idle != pad->idle)
  408. change = true;
  409. }
  410. if (change && oh->_state == _HWMOD_STATE_IDLE)
  411. omap_hwmod_mux(oh->mux, _HWMOD_STATE_IDLE);
  412. }
  413. /**
  414. * _enable_wakeup: set OCP_SYSCONFIG.ENAWAKEUP bit in the hardware
  415. * @oh: struct omap_hwmod *
  416. *
  417. * Allow the hardware module @oh to send wakeups. Returns -EINVAL
  418. * upon error or 0 upon success.
  419. */
  420. static int _enable_wakeup(struct omap_hwmod *oh, u32 *v)
  421. {
  422. if (!oh->class->sysc ||
  423. !((oh->class->sysc->sysc_flags & SYSC_HAS_ENAWAKEUP) ||
  424. (oh->class->sysc->idlemodes & SIDLE_SMART_WKUP) ||
  425. (oh->class->sysc->idlemodes & MSTANDBY_SMART_WKUP)))
  426. return -EINVAL;
  427. if (!oh->class->sysc->sysc_fields) {
  428. WARN(1, "omap_hwmod: %s: offset struct for sysconfig not provided in class\n", oh->name);
  429. return -EINVAL;
  430. }
  431. if (oh->class->sysc->sysc_flags & SYSC_HAS_ENAWAKEUP)
  432. *v |= 0x1 << oh->class->sysc->sysc_fields->enwkup_shift;
  433. if (oh->class->sysc->idlemodes & SIDLE_SMART_WKUP)
  434. _set_slave_idlemode(oh, HWMOD_IDLEMODE_SMART_WKUP, v);
  435. if (oh->class->sysc->idlemodes & MSTANDBY_SMART_WKUP)
  436. _set_master_standbymode(oh, HWMOD_IDLEMODE_SMART_WKUP, v);
  437. /* XXX test pwrdm_get_wken for this hwmod's subsystem */
  438. oh->_int_flags |= _HWMOD_WAKEUP_ENABLED;
  439. return 0;
  440. }
  441. /**
  442. * _disable_wakeup: clear OCP_SYSCONFIG.ENAWAKEUP bit in the hardware
  443. * @oh: struct omap_hwmod *
  444. *
  445. * Prevent the hardware module @oh to send wakeups. Returns -EINVAL
  446. * upon error or 0 upon success.
  447. */
  448. static int _disable_wakeup(struct omap_hwmod *oh, u32 *v)
  449. {
  450. if (!oh->class->sysc ||
  451. !((oh->class->sysc->sysc_flags & SYSC_HAS_ENAWAKEUP) ||
  452. (oh->class->sysc->idlemodes & SIDLE_SMART_WKUP) ||
  453. (oh->class->sysc->idlemodes & MSTANDBY_SMART_WKUP)))
  454. return -EINVAL;
  455. if (!oh->class->sysc->sysc_fields) {
  456. WARN(1, "omap_hwmod: %s: offset struct for sysconfig not provided in class\n", oh->name);
  457. return -EINVAL;
  458. }
  459. if (oh->class->sysc->sysc_flags & SYSC_HAS_ENAWAKEUP)
  460. *v &= ~(0x1 << oh->class->sysc->sysc_fields->enwkup_shift);
  461. if (oh->class->sysc->idlemodes & SIDLE_SMART_WKUP)
  462. _set_slave_idlemode(oh, HWMOD_IDLEMODE_SMART, v);
  463. if (oh->class->sysc->idlemodes & MSTANDBY_SMART_WKUP)
  464. _set_master_standbymode(oh, HWMOD_IDLEMODE_SMART, v);
  465. /* XXX test pwrdm_get_wken for this hwmod's subsystem */
  466. oh->_int_flags &= ~_HWMOD_WAKEUP_ENABLED;
  467. return 0;
  468. }
  469. /**
  470. * _add_initiator_dep: prevent @oh from smart-idling while @init_oh is active
  471. * @oh: struct omap_hwmod *
  472. *
  473. * Prevent the hardware module @oh from entering idle while the
  474. * hardare module initiator @init_oh is active. Useful when a module
  475. * will be accessed by a particular initiator (e.g., if a module will
  476. * be accessed by the IVA, there should be a sleepdep between the IVA
  477. * initiator and the module). Only applies to modules in smart-idle
  478. * mode. If the clockdomain is marked as not needing autodeps, return
  479. * 0 without doing anything. Otherwise, returns -EINVAL upon error or
  480. * passes along clkdm_add_sleepdep() value upon success.
  481. */
  482. static int _add_initiator_dep(struct omap_hwmod *oh, struct omap_hwmod *init_oh)
  483. {
  484. if (!oh->_clk)
  485. return -EINVAL;
  486. if (oh->_clk->clkdm && oh->_clk->clkdm->flags & CLKDM_NO_AUTODEPS)
  487. return 0;
  488. return clkdm_add_sleepdep(oh->_clk->clkdm, init_oh->_clk->clkdm);
  489. }
  490. /**
  491. * _del_initiator_dep: allow @oh to smart-idle even if @init_oh is active
  492. * @oh: struct omap_hwmod *
  493. *
  494. * Allow the hardware module @oh to enter idle while the hardare
  495. * module initiator @init_oh is active. Useful when a module will not
  496. * be accessed by a particular initiator (e.g., if a module will not
  497. * be accessed by the IVA, there should be no sleepdep between the IVA
  498. * initiator and the module). Only applies to modules in smart-idle
  499. * mode. If the clockdomain is marked as not needing autodeps, return
  500. * 0 without doing anything. Returns -EINVAL upon error or passes
  501. * along clkdm_del_sleepdep() value upon success.
  502. */
  503. static int _del_initiator_dep(struct omap_hwmod *oh, struct omap_hwmod *init_oh)
  504. {
  505. if (!oh->_clk)
  506. return -EINVAL;
  507. if (oh->_clk->clkdm && oh->_clk->clkdm->flags & CLKDM_NO_AUTODEPS)
  508. return 0;
  509. return clkdm_del_sleepdep(oh->_clk->clkdm, init_oh->_clk->clkdm);
  510. }
  511. /**
  512. * _init_main_clk - get a struct clk * for the the hwmod's main functional clk
  513. * @oh: struct omap_hwmod *
  514. *
  515. * Called from _init_clocks(). Populates the @oh _clk (main
  516. * functional clock pointer) if a main_clk is present. Returns 0 on
  517. * success or -EINVAL on error.
  518. */
  519. static int _init_main_clk(struct omap_hwmod *oh)
  520. {
  521. int ret = 0;
  522. if (!oh->main_clk)
  523. return 0;
  524. oh->_clk = omap_clk_get_by_name(oh->main_clk);
  525. if (!oh->_clk) {
  526. pr_warning("omap_hwmod: %s: cannot clk_get main_clk %s\n",
  527. oh->name, oh->main_clk);
  528. return -EINVAL;
  529. }
  530. if (!oh->_clk->clkdm)
  531. pr_warning("omap_hwmod: %s: missing clockdomain for %s.\n",
  532. oh->main_clk, oh->_clk->name);
  533. return ret;
  534. }
  535. /**
  536. * _init_interface_clks - get a struct clk * for the the hwmod's interface clks
  537. * @oh: struct omap_hwmod *
  538. *
  539. * Called from _init_clocks(). Populates the @oh OCP slave interface
  540. * clock pointers. Returns 0 on success or -EINVAL on error.
  541. */
  542. static int _init_interface_clks(struct omap_hwmod *oh)
  543. {
  544. struct omap_hwmod_ocp_if *os;
  545. struct list_head *p;
  546. struct clk *c;
  547. int i = 0;
  548. int ret = 0;
  549. p = oh->slave_ports.next;
  550. while (i < oh->slaves_cnt) {
  551. os = _fetch_next_ocp_if(&p, &i);
  552. if (!os->clk)
  553. continue;
  554. c = omap_clk_get_by_name(os->clk);
  555. if (!c) {
  556. pr_warning("omap_hwmod: %s: cannot clk_get interface_clk %s\n",
  557. oh->name, os->clk);
  558. ret = -EINVAL;
  559. }
  560. os->_clk = c;
  561. }
  562. return ret;
  563. }
  564. /**
  565. * _init_opt_clk - get a struct clk * for the the hwmod's optional clocks
  566. * @oh: struct omap_hwmod *
  567. *
  568. * Called from _init_clocks(). Populates the @oh omap_hwmod_opt_clk
  569. * clock pointers. Returns 0 on success or -EINVAL on error.
  570. */
  571. static int _init_opt_clks(struct omap_hwmod *oh)
  572. {
  573. struct omap_hwmod_opt_clk *oc;
  574. struct clk *c;
  575. int i;
  576. int ret = 0;
  577. for (i = oh->opt_clks_cnt, oc = oh->opt_clks; i > 0; i--, oc++) {
  578. c = omap_clk_get_by_name(oc->clk);
  579. if (!c) {
  580. pr_warning("omap_hwmod: %s: cannot clk_get opt_clk %s\n",
  581. oh->name, oc->clk);
  582. ret = -EINVAL;
  583. }
  584. oc->_clk = c;
  585. }
  586. return ret;
  587. }
  588. /**
  589. * _enable_clocks - enable hwmod main clock and interface clocks
  590. * @oh: struct omap_hwmod *
  591. *
  592. * Enables all clocks necessary for register reads and writes to succeed
  593. * on the hwmod @oh. Returns 0.
  594. */
  595. static int _enable_clocks(struct omap_hwmod *oh)
  596. {
  597. struct omap_hwmod_ocp_if *os;
  598. struct list_head *p;
  599. int i = 0;
  600. pr_debug("omap_hwmod: %s: enabling clocks\n", oh->name);
  601. if (oh->_clk)
  602. clk_enable(oh->_clk);
  603. p = oh->slave_ports.next;
  604. while (i < oh->slaves_cnt) {
  605. os = _fetch_next_ocp_if(&p, &i);
  606. if (os->_clk && (os->flags & OCPIF_SWSUP_IDLE))
  607. clk_enable(os->_clk);
  608. }
  609. /* The opt clocks are controlled by the device driver. */
  610. return 0;
  611. }
  612. /**
  613. * _disable_clocks - disable hwmod main clock and interface clocks
  614. * @oh: struct omap_hwmod *
  615. *
  616. * Disables the hwmod @oh main functional and interface clocks. Returns 0.
  617. */
  618. static int _disable_clocks(struct omap_hwmod *oh)
  619. {
  620. struct omap_hwmod_ocp_if *os;
  621. struct list_head *p;
  622. int i = 0;
  623. pr_debug("omap_hwmod: %s: disabling clocks\n", oh->name);
  624. if (oh->_clk)
  625. clk_disable(oh->_clk);
  626. p = oh->slave_ports.next;
  627. while (i < oh->slaves_cnt) {
  628. os = _fetch_next_ocp_if(&p, &i);
  629. if (os->_clk && (os->flags & OCPIF_SWSUP_IDLE))
  630. clk_disable(os->_clk);
  631. }
  632. /* The opt clocks are controlled by the device driver. */
  633. return 0;
  634. }
  635. static void _enable_optional_clocks(struct omap_hwmod *oh)
  636. {
  637. struct omap_hwmod_opt_clk *oc;
  638. int i;
  639. pr_debug("omap_hwmod: %s: enabling optional clocks\n", oh->name);
  640. for (i = oh->opt_clks_cnt, oc = oh->opt_clks; i > 0; i--, oc++)
  641. if (oc->_clk) {
  642. pr_debug("omap_hwmod: enable %s:%s\n", oc->role,
  643. oc->_clk->name);
  644. clk_enable(oc->_clk);
  645. }
  646. }
  647. static void _disable_optional_clocks(struct omap_hwmod *oh)
  648. {
  649. struct omap_hwmod_opt_clk *oc;
  650. int i;
  651. pr_debug("omap_hwmod: %s: disabling optional clocks\n", oh->name);
  652. for (i = oh->opt_clks_cnt, oc = oh->opt_clks; i > 0; i--, oc++)
  653. if (oc->_clk) {
  654. pr_debug("omap_hwmod: disable %s:%s\n", oc->role,
  655. oc->_clk->name);
  656. clk_disable(oc->_clk);
  657. }
  658. }
  659. /**
  660. * _enable_module - enable CLKCTRL modulemode on OMAP4
  661. * @oh: struct omap_hwmod *
  662. *
  663. * Enables the PRCM module mode related to the hwmod @oh.
  664. * No return value.
  665. */
  666. static void _enable_module(struct omap_hwmod *oh)
  667. {
  668. /* The module mode does not exist prior OMAP4 */
  669. if (cpu_is_omap24xx() || cpu_is_omap34xx())
  670. return;
  671. if (!oh->clkdm || !oh->prcm.omap4.modulemode)
  672. return;
  673. pr_debug("omap_hwmod: %s: _enable_module: %d\n",
  674. oh->name, oh->prcm.omap4.modulemode);
  675. omap4_cminst_module_enable(oh->prcm.omap4.modulemode,
  676. oh->clkdm->prcm_partition,
  677. oh->clkdm->cm_inst,
  678. oh->clkdm->clkdm_offs,
  679. oh->prcm.omap4.clkctrl_offs);
  680. }
  681. /**
  682. * _omap4_wait_target_disable - wait for a module to be disabled on OMAP4
  683. * @oh: struct omap_hwmod *
  684. *
  685. * Wait for a module @oh to enter slave idle. Returns 0 if the module
  686. * does not have an IDLEST bit or if the module successfully enters
  687. * slave idle; otherwise, pass along the return value of the
  688. * appropriate *_cm*_wait_module_idle() function.
  689. */
  690. static int _omap4_wait_target_disable(struct omap_hwmod *oh)
  691. {
  692. if (!cpu_is_omap44xx())
  693. return 0;
  694. if (!oh)
  695. return -EINVAL;
  696. if (oh->_int_flags & _HWMOD_NO_MPU_PORT)
  697. return 0;
  698. if (oh->flags & HWMOD_NO_IDLEST)
  699. return 0;
  700. return omap4_cminst_wait_module_idle(oh->clkdm->prcm_partition,
  701. oh->clkdm->cm_inst,
  702. oh->clkdm->clkdm_offs,
  703. oh->prcm.omap4.clkctrl_offs);
  704. }
  705. /**
  706. * _count_mpu_irqs - count the number of MPU IRQ lines associated with @oh
  707. * @oh: struct omap_hwmod *oh
  708. *
  709. * Count and return the number of MPU IRQs associated with the hwmod
  710. * @oh. Used to allocate struct resource data. Returns 0 if @oh is
  711. * NULL.
  712. */
  713. static int _count_mpu_irqs(struct omap_hwmod *oh)
  714. {
  715. struct omap_hwmod_irq_info *ohii;
  716. int i = 0;
  717. if (!oh || !oh->mpu_irqs)
  718. return 0;
  719. do {
  720. ohii = &oh->mpu_irqs[i++];
  721. } while (ohii->irq != -1);
  722. return i-1;
  723. }
  724. /**
  725. * _count_sdma_reqs - count the number of SDMA request lines associated with @oh
  726. * @oh: struct omap_hwmod *oh
  727. *
  728. * Count and return the number of SDMA request lines associated with
  729. * the hwmod @oh. Used to allocate struct resource data. Returns 0
  730. * if @oh is NULL.
  731. */
  732. static int _count_sdma_reqs(struct omap_hwmod *oh)
  733. {
  734. struct omap_hwmod_dma_info *ohdi;
  735. int i = 0;
  736. if (!oh || !oh->sdma_reqs)
  737. return 0;
  738. do {
  739. ohdi = &oh->sdma_reqs[i++];
  740. } while (ohdi->dma_req != -1);
  741. return i-1;
  742. }
  743. /**
  744. * _count_ocp_if_addr_spaces - count the number of address space entries for @oh
  745. * @oh: struct omap_hwmod *oh
  746. *
  747. * Count and return the number of address space ranges associated with
  748. * the hwmod @oh. Used to allocate struct resource data. Returns 0
  749. * if @oh is NULL.
  750. */
  751. static int _count_ocp_if_addr_spaces(struct omap_hwmod_ocp_if *os)
  752. {
  753. struct omap_hwmod_addr_space *mem;
  754. int i = 0;
  755. if (!os || !os->addr)
  756. return 0;
  757. do {
  758. mem = &os->addr[i++];
  759. } while (mem->pa_start != mem->pa_end);
  760. return i-1;
  761. }
  762. /**
  763. * _get_mpu_irq_by_name - fetch MPU interrupt line number by name
  764. * @oh: struct omap_hwmod * to operate on
  765. * @name: pointer to the name of the MPU interrupt number to fetch (optional)
  766. * @irq: pointer to an unsigned int to store the MPU IRQ number to
  767. *
  768. * Retrieve a MPU hardware IRQ line number named by @name associated
  769. * with the IP block pointed to by @oh. The IRQ number will be filled
  770. * into the address pointed to by @dma. When @name is non-null, the
  771. * IRQ line number associated with the named entry will be returned.
  772. * If @name is null, the first matching entry will be returned. Data
  773. * order is not meaningful in hwmod data, so callers are strongly
  774. * encouraged to use a non-null @name whenever possible to avoid
  775. * unpredictable effects if hwmod data is later added that causes data
  776. * ordering to change. Returns 0 upon success or a negative error
  777. * code upon error.
  778. */
  779. static int _get_mpu_irq_by_name(struct omap_hwmod *oh, const char *name,
  780. unsigned int *irq)
  781. {
  782. int i;
  783. bool found = false;
  784. if (!oh->mpu_irqs)
  785. return -ENOENT;
  786. i = 0;
  787. while (oh->mpu_irqs[i].irq != -1) {
  788. if (name == oh->mpu_irqs[i].name ||
  789. !strcmp(name, oh->mpu_irqs[i].name)) {
  790. found = true;
  791. break;
  792. }
  793. i++;
  794. }
  795. if (!found)
  796. return -ENOENT;
  797. *irq = oh->mpu_irqs[i].irq;
  798. return 0;
  799. }
  800. /**
  801. * _get_sdma_req_by_name - fetch SDMA request line ID by name
  802. * @oh: struct omap_hwmod * to operate on
  803. * @name: pointer to the name of the SDMA request line to fetch (optional)
  804. * @dma: pointer to an unsigned int to store the request line ID to
  805. *
  806. * Retrieve an SDMA request line ID named by @name on the IP block
  807. * pointed to by @oh. The ID will be filled into the address pointed
  808. * to by @dma. When @name is non-null, the request line ID associated
  809. * with the named entry will be returned. If @name is null, the first
  810. * matching entry will be returned. Data order is not meaningful in
  811. * hwmod data, so callers are strongly encouraged to use a non-null
  812. * @name whenever possible to avoid unpredictable effects if hwmod
  813. * data is later added that causes data ordering to change. Returns 0
  814. * upon success or a negative error code upon error.
  815. */
  816. static int _get_sdma_req_by_name(struct omap_hwmod *oh, const char *name,
  817. unsigned int *dma)
  818. {
  819. int i;
  820. bool found = false;
  821. if (!oh->sdma_reqs)
  822. return -ENOENT;
  823. i = 0;
  824. while (oh->sdma_reqs[i].dma_req != -1) {
  825. if (name == oh->sdma_reqs[i].name ||
  826. !strcmp(name, oh->sdma_reqs[i].name)) {
  827. found = true;
  828. break;
  829. }
  830. i++;
  831. }
  832. if (!found)
  833. return -ENOENT;
  834. *dma = oh->sdma_reqs[i].dma_req;
  835. return 0;
  836. }
  837. /**
  838. * _get_addr_space_by_name - fetch address space start & end by name
  839. * @oh: struct omap_hwmod * to operate on
  840. * @name: pointer to the name of the address space to fetch (optional)
  841. * @pa_start: pointer to a u32 to store the starting address to
  842. * @pa_end: pointer to a u32 to store the ending address to
  843. *
  844. * Retrieve address space start and end addresses for the IP block
  845. * pointed to by @oh. The data will be filled into the addresses
  846. * pointed to by @pa_start and @pa_end. When @name is non-null, the
  847. * address space data associated with the named entry will be
  848. * returned. If @name is null, the first matching entry will be
  849. * returned. Data order is not meaningful in hwmod data, so callers
  850. * are strongly encouraged to use a non-null @name whenever possible
  851. * to avoid unpredictable effects if hwmod data is later added that
  852. * causes data ordering to change. Returns 0 upon success or a
  853. * negative error code upon error.
  854. */
  855. static int _get_addr_space_by_name(struct omap_hwmod *oh, const char *name,
  856. u32 *pa_start, u32 *pa_end)
  857. {
  858. int i, j;
  859. struct omap_hwmod_ocp_if *os;
  860. struct list_head *p = NULL;
  861. bool found = false;
  862. p = oh->slave_ports.next;
  863. i = 0;
  864. while (i < oh->slaves_cnt) {
  865. os = _fetch_next_ocp_if(&p, &i);
  866. if (!os->addr)
  867. return -ENOENT;
  868. j = 0;
  869. while (os->addr[j].pa_start != os->addr[j].pa_end) {
  870. if (name == os->addr[j].name ||
  871. !strcmp(name, os->addr[j].name)) {
  872. found = true;
  873. break;
  874. }
  875. j++;
  876. }
  877. if (found)
  878. break;
  879. }
  880. if (!found)
  881. return -ENOENT;
  882. *pa_start = os->addr[j].pa_start;
  883. *pa_end = os->addr[j].pa_end;
  884. return 0;
  885. }
  886. /**
  887. * _save_mpu_port_index - find and save the index to @oh's MPU port
  888. * @oh: struct omap_hwmod *
  889. *
  890. * Determines the array index of the OCP slave port that the MPU uses
  891. * to address the device, and saves it into the struct omap_hwmod.
  892. * Intended to be called during hwmod registration only. No return
  893. * value.
  894. */
  895. static void __init _save_mpu_port_index(struct omap_hwmod *oh)
  896. {
  897. struct omap_hwmod_ocp_if *os = NULL;
  898. struct list_head *p;
  899. int i = 0;
  900. if (!oh)
  901. return;
  902. oh->_int_flags |= _HWMOD_NO_MPU_PORT;
  903. p = oh->slave_ports.next;
  904. while (i < oh->slaves_cnt) {
  905. os = _fetch_next_ocp_if(&p, &i);
  906. if (os->user & OCP_USER_MPU) {
  907. oh->_mpu_port = os;
  908. oh->_int_flags &= ~_HWMOD_NO_MPU_PORT;
  909. break;
  910. }
  911. }
  912. return;
  913. }
  914. /**
  915. * _find_mpu_rt_port - return omap_hwmod_ocp_if accessible by the MPU
  916. * @oh: struct omap_hwmod *
  917. *
  918. * Given a pointer to a struct omap_hwmod record @oh, return a pointer
  919. * to the struct omap_hwmod_ocp_if record that is used by the MPU to
  920. * communicate with the IP block. This interface need not be directly
  921. * connected to the MPU (and almost certainly is not), but is directly
  922. * connected to the IP block represented by @oh. Returns a pointer
  923. * to the struct omap_hwmod_ocp_if * upon success, or returns NULL upon
  924. * error or if there does not appear to be a path from the MPU to this
  925. * IP block.
  926. */
  927. static struct omap_hwmod_ocp_if *_find_mpu_rt_port(struct omap_hwmod *oh)
  928. {
  929. if (!oh || oh->_int_flags & _HWMOD_NO_MPU_PORT || oh->slaves_cnt == 0)
  930. return NULL;
  931. return oh->_mpu_port;
  932. };
  933. /**
  934. * _find_mpu_rt_addr_space - return MPU register target address space for @oh
  935. * @oh: struct omap_hwmod *
  936. *
  937. * Returns a pointer to the struct omap_hwmod_addr_space record representing
  938. * the register target MPU address space; or returns NULL upon error.
  939. */
  940. static struct omap_hwmod_addr_space * __init _find_mpu_rt_addr_space(struct omap_hwmod *oh)
  941. {
  942. struct omap_hwmod_ocp_if *os;
  943. struct omap_hwmod_addr_space *mem;
  944. int found = 0, i = 0;
  945. os = _find_mpu_rt_port(oh);
  946. if (!os || !os->addr)
  947. return NULL;
  948. do {
  949. mem = &os->addr[i++];
  950. if (mem->flags & ADDR_TYPE_RT)
  951. found = 1;
  952. } while (!found && mem->pa_start != mem->pa_end);
  953. return (found) ? mem : NULL;
  954. }
  955. /**
  956. * _enable_sysc - try to bring a module out of idle via OCP_SYSCONFIG
  957. * @oh: struct omap_hwmod *
  958. *
  959. * If module is marked as SWSUP_SIDLE, force the module out of slave
  960. * idle; otherwise, configure it for smart-idle. If module is marked
  961. * as SWSUP_MSUSPEND, force the module out of master standby;
  962. * otherwise, configure it for smart-standby. No return value.
  963. */
  964. static void _enable_sysc(struct omap_hwmod *oh)
  965. {
  966. u8 idlemode, sf;
  967. u32 v;
  968. if (!oh->class->sysc)
  969. return;
  970. v = oh->_sysc_cache;
  971. sf = oh->class->sysc->sysc_flags;
  972. if (sf & SYSC_HAS_SIDLEMODE) {
  973. idlemode = (oh->flags & HWMOD_SWSUP_SIDLE) ?
  974. HWMOD_IDLEMODE_NO : HWMOD_IDLEMODE_SMART;
  975. _set_slave_idlemode(oh, idlemode, &v);
  976. }
  977. if (sf & SYSC_HAS_MIDLEMODE) {
  978. if (oh->flags & HWMOD_SWSUP_MSTANDBY) {
  979. idlemode = HWMOD_IDLEMODE_NO;
  980. } else {
  981. if (sf & SYSC_HAS_ENAWAKEUP)
  982. _enable_wakeup(oh, &v);
  983. if (oh->class->sysc->idlemodes & MSTANDBY_SMART_WKUP)
  984. idlemode = HWMOD_IDLEMODE_SMART_WKUP;
  985. else
  986. idlemode = HWMOD_IDLEMODE_SMART;
  987. }
  988. _set_master_standbymode(oh, idlemode, &v);
  989. }
  990. /*
  991. * XXX The clock framework should handle this, by
  992. * calling into this code. But this must wait until the
  993. * clock structures are tagged with omap_hwmod entries
  994. */
  995. if ((oh->flags & HWMOD_SET_DEFAULT_CLOCKACT) &&
  996. (sf & SYSC_HAS_CLOCKACTIVITY))
  997. _set_clockactivity(oh, oh->class->sysc->clockact, &v);
  998. /* If slave is in SMARTIDLE, also enable wakeup */
  999. if ((sf & SYSC_HAS_SIDLEMODE) && !(oh->flags & HWMOD_SWSUP_SIDLE))
  1000. _enable_wakeup(oh, &v);
  1001. _write_sysconfig(v, oh);
  1002. /*
  1003. * Set the autoidle bit only after setting the smartidle bit
  1004. * Setting this will not have any impact on the other modules.
  1005. */
  1006. if (sf & SYSC_HAS_AUTOIDLE) {
  1007. idlemode = (oh->flags & HWMOD_NO_OCP_AUTOIDLE) ?
  1008. 0 : 1;
  1009. _set_module_autoidle(oh, idlemode, &v);
  1010. _write_sysconfig(v, oh);
  1011. }
  1012. }
  1013. /**
  1014. * _idle_sysc - try to put a module into idle via OCP_SYSCONFIG
  1015. * @oh: struct omap_hwmod *
  1016. *
  1017. * If module is marked as SWSUP_SIDLE, force the module into slave
  1018. * idle; otherwise, configure it for smart-idle. If module is marked
  1019. * as SWSUP_MSUSPEND, force the module into master standby; otherwise,
  1020. * configure it for smart-standby. No return value.
  1021. */
  1022. static void _idle_sysc(struct omap_hwmod *oh)
  1023. {
  1024. u8 idlemode, sf;
  1025. u32 v;
  1026. if (!oh->class->sysc)
  1027. return;
  1028. v = oh->_sysc_cache;
  1029. sf = oh->class->sysc->sysc_flags;
  1030. if (sf & SYSC_HAS_SIDLEMODE) {
  1031. idlemode = (oh->flags & HWMOD_SWSUP_SIDLE) ?
  1032. HWMOD_IDLEMODE_FORCE : HWMOD_IDLEMODE_SMART;
  1033. _set_slave_idlemode(oh, idlemode, &v);
  1034. }
  1035. if (sf & SYSC_HAS_MIDLEMODE) {
  1036. if (oh->flags & HWMOD_SWSUP_MSTANDBY) {
  1037. idlemode = HWMOD_IDLEMODE_FORCE;
  1038. } else {
  1039. if (sf & SYSC_HAS_ENAWAKEUP)
  1040. _enable_wakeup(oh, &v);
  1041. if (oh->class->sysc->idlemodes & MSTANDBY_SMART_WKUP)
  1042. idlemode = HWMOD_IDLEMODE_SMART_WKUP;
  1043. else
  1044. idlemode = HWMOD_IDLEMODE_SMART;
  1045. }
  1046. _set_master_standbymode(oh, idlemode, &v);
  1047. }
  1048. /* If slave is in SMARTIDLE, also enable wakeup */
  1049. if ((sf & SYSC_HAS_SIDLEMODE) && !(oh->flags & HWMOD_SWSUP_SIDLE))
  1050. _enable_wakeup(oh, &v);
  1051. _write_sysconfig(v, oh);
  1052. }
  1053. /**
  1054. * _shutdown_sysc - force a module into idle via OCP_SYSCONFIG
  1055. * @oh: struct omap_hwmod *
  1056. *
  1057. * Force the module into slave idle and master suspend. No return
  1058. * value.
  1059. */
  1060. static void _shutdown_sysc(struct omap_hwmod *oh)
  1061. {
  1062. u32 v;
  1063. u8 sf;
  1064. if (!oh->class->sysc)
  1065. return;
  1066. v = oh->_sysc_cache;
  1067. sf = oh->class->sysc->sysc_flags;
  1068. if (sf & SYSC_HAS_SIDLEMODE)
  1069. _set_slave_idlemode(oh, HWMOD_IDLEMODE_FORCE, &v);
  1070. if (sf & SYSC_HAS_MIDLEMODE)
  1071. _set_master_standbymode(oh, HWMOD_IDLEMODE_FORCE, &v);
  1072. if (sf & SYSC_HAS_AUTOIDLE)
  1073. _set_module_autoidle(oh, 1, &v);
  1074. _write_sysconfig(v, oh);
  1075. }
  1076. /**
  1077. * _lookup - find an omap_hwmod by name
  1078. * @name: find an omap_hwmod by name
  1079. *
  1080. * Return a pointer to an omap_hwmod by name, or NULL if not found.
  1081. */
  1082. static struct omap_hwmod *_lookup(const char *name)
  1083. {
  1084. struct omap_hwmod *oh, *temp_oh;
  1085. oh = NULL;
  1086. list_for_each_entry(temp_oh, &omap_hwmod_list, node) {
  1087. if (!strcmp(name, temp_oh->name)) {
  1088. oh = temp_oh;
  1089. break;
  1090. }
  1091. }
  1092. return oh;
  1093. }
  1094. /**
  1095. * _init_clkdm - look up a clockdomain name, store pointer in omap_hwmod
  1096. * @oh: struct omap_hwmod *
  1097. *
  1098. * Convert a clockdomain name stored in a struct omap_hwmod into a
  1099. * clockdomain pointer, and save it into the struct omap_hwmod.
  1100. * return -EINVAL if clkdm_name does not exist or if the lookup failed.
  1101. */
  1102. static int _init_clkdm(struct omap_hwmod *oh)
  1103. {
  1104. if (cpu_is_omap24xx() || cpu_is_omap34xx())
  1105. return 0;
  1106. if (!oh->clkdm_name) {
  1107. pr_warning("omap_hwmod: %s: no clkdm_name\n", oh->name);
  1108. return -EINVAL;
  1109. }
  1110. oh->clkdm = clkdm_lookup(oh->clkdm_name);
  1111. if (!oh->clkdm) {
  1112. pr_warning("omap_hwmod: %s: could not associate to clkdm %s\n",
  1113. oh->name, oh->clkdm_name);
  1114. return -EINVAL;
  1115. }
  1116. pr_debug("omap_hwmod: %s: associated to clkdm %s\n",
  1117. oh->name, oh->clkdm_name);
  1118. return 0;
  1119. }
  1120. /**
  1121. * _init_clocks - clk_get() all clocks associated with this hwmod. Retrieve as
  1122. * well the clockdomain.
  1123. * @oh: struct omap_hwmod *
  1124. * @data: not used; pass NULL
  1125. *
  1126. * Called by omap_hwmod_setup_*() (after omap2_clk_init()).
  1127. * Resolves all clock names embedded in the hwmod. Returns 0 on
  1128. * success, or a negative error code on failure.
  1129. */
  1130. static int _init_clocks(struct omap_hwmod *oh, void *data)
  1131. {
  1132. int ret = 0;
  1133. if (oh->_state != _HWMOD_STATE_REGISTERED)
  1134. return 0;
  1135. pr_debug("omap_hwmod: %s: looking up clocks\n", oh->name);
  1136. ret |= _init_main_clk(oh);
  1137. ret |= _init_interface_clks(oh);
  1138. ret |= _init_opt_clks(oh);
  1139. ret |= _init_clkdm(oh);
  1140. if (!ret)
  1141. oh->_state = _HWMOD_STATE_CLKS_INITED;
  1142. else
  1143. pr_warning("omap_hwmod: %s: cannot _init_clocks\n", oh->name);
  1144. return ret;
  1145. }
  1146. /**
  1147. * _wait_target_ready - wait for a module to leave slave idle
  1148. * @oh: struct omap_hwmod *
  1149. *
  1150. * Wait for a module @oh to leave slave idle. Returns 0 if the module
  1151. * does not have an IDLEST bit or if the module successfully leaves
  1152. * slave idle; otherwise, pass along the return value of the
  1153. * appropriate *_cm*_wait_module_ready() function.
  1154. */
  1155. static int _wait_target_ready(struct omap_hwmod *oh)
  1156. {
  1157. struct omap_hwmod_ocp_if *os;
  1158. int ret;
  1159. if (!oh)
  1160. return -EINVAL;
  1161. if (oh->flags & HWMOD_NO_IDLEST)
  1162. return 0;
  1163. os = _find_mpu_rt_port(oh);
  1164. if (!os)
  1165. return 0;
  1166. /* XXX check module SIDLEMODE */
  1167. /* XXX check clock enable states */
  1168. if (cpu_is_omap24xx() || cpu_is_omap34xx()) {
  1169. ret = omap2_cm_wait_module_ready(oh->prcm.omap2.module_offs,
  1170. oh->prcm.omap2.idlest_reg_id,
  1171. oh->prcm.omap2.idlest_idle_bit);
  1172. } else if (cpu_is_omap44xx()) {
  1173. if (!oh->clkdm)
  1174. return -EINVAL;
  1175. ret = omap4_cminst_wait_module_ready(oh->clkdm->prcm_partition,
  1176. oh->clkdm->cm_inst,
  1177. oh->clkdm->clkdm_offs,
  1178. oh->prcm.omap4.clkctrl_offs);
  1179. } else {
  1180. BUG();
  1181. };
  1182. return ret;
  1183. }
  1184. /**
  1185. * _lookup_hardreset - fill register bit info for this hwmod/reset line
  1186. * @oh: struct omap_hwmod *
  1187. * @name: name of the reset line in the context of this hwmod
  1188. * @ohri: struct omap_hwmod_rst_info * that this function will fill in
  1189. *
  1190. * Return the bit position of the reset line that match the
  1191. * input name. Return -ENOENT if not found.
  1192. */
  1193. static u8 _lookup_hardreset(struct omap_hwmod *oh, const char *name,
  1194. struct omap_hwmod_rst_info *ohri)
  1195. {
  1196. int i;
  1197. for (i = 0; i < oh->rst_lines_cnt; i++) {
  1198. const char *rst_line = oh->rst_lines[i].name;
  1199. if (!strcmp(rst_line, name)) {
  1200. ohri->rst_shift = oh->rst_lines[i].rst_shift;
  1201. ohri->st_shift = oh->rst_lines[i].st_shift;
  1202. pr_debug("omap_hwmod: %s: %s: %s: rst %d st %d\n",
  1203. oh->name, __func__, rst_line, ohri->rst_shift,
  1204. ohri->st_shift);
  1205. return 0;
  1206. }
  1207. }
  1208. return -ENOENT;
  1209. }
  1210. /**
  1211. * _assert_hardreset - assert the HW reset line of submodules
  1212. * contained in the hwmod module.
  1213. * @oh: struct omap_hwmod *
  1214. * @name: name of the reset line to lookup and assert
  1215. *
  1216. * Some IP like dsp, ipu or iva contain processor that require
  1217. * an HW reset line to be assert / deassert in order to enable fully
  1218. * the IP.
  1219. */
  1220. static int _assert_hardreset(struct omap_hwmod *oh, const char *name)
  1221. {
  1222. struct omap_hwmod_rst_info ohri;
  1223. u8 ret;
  1224. if (!oh)
  1225. return -EINVAL;
  1226. ret = _lookup_hardreset(oh, name, &ohri);
  1227. if (IS_ERR_VALUE(ret))
  1228. return ret;
  1229. if (cpu_is_omap24xx() || cpu_is_omap34xx())
  1230. return omap2_prm_assert_hardreset(oh->prcm.omap2.module_offs,
  1231. ohri.rst_shift);
  1232. else if (cpu_is_omap44xx())
  1233. return omap4_prminst_assert_hardreset(ohri.rst_shift,
  1234. oh->clkdm->pwrdm.ptr->prcm_partition,
  1235. oh->clkdm->pwrdm.ptr->prcm_offs,
  1236. oh->prcm.omap4.rstctrl_offs);
  1237. else
  1238. return -EINVAL;
  1239. }
  1240. /**
  1241. * _deassert_hardreset - deassert the HW reset line of submodules contained
  1242. * in the hwmod module.
  1243. * @oh: struct omap_hwmod *
  1244. * @name: name of the reset line to look up and deassert
  1245. *
  1246. * Some IP like dsp, ipu or iva contain processor that require
  1247. * an HW reset line to be assert / deassert in order to enable fully
  1248. * the IP.
  1249. */
  1250. static int _deassert_hardreset(struct omap_hwmod *oh, const char *name)
  1251. {
  1252. struct omap_hwmod_rst_info ohri;
  1253. int ret;
  1254. if (!oh)
  1255. return -EINVAL;
  1256. ret = _lookup_hardreset(oh, name, &ohri);
  1257. if (IS_ERR_VALUE(ret))
  1258. return ret;
  1259. if (cpu_is_omap24xx() || cpu_is_omap34xx()) {
  1260. ret = omap2_prm_deassert_hardreset(oh->prcm.omap2.module_offs,
  1261. ohri.rst_shift,
  1262. ohri.st_shift);
  1263. } else if (cpu_is_omap44xx()) {
  1264. if (ohri.st_shift)
  1265. pr_err("omap_hwmod: %s: %s: hwmod data error: OMAP4 does not support st_shift\n",
  1266. oh->name, name);
  1267. ret = omap4_prminst_deassert_hardreset(ohri.rst_shift,
  1268. oh->clkdm->pwrdm.ptr->prcm_partition,
  1269. oh->clkdm->pwrdm.ptr->prcm_offs,
  1270. oh->prcm.omap4.rstctrl_offs);
  1271. } else {
  1272. return -EINVAL;
  1273. }
  1274. if (ret == -EBUSY)
  1275. pr_warning("omap_hwmod: %s: failed to hardreset\n", oh->name);
  1276. return ret;
  1277. }
  1278. /**
  1279. * _read_hardreset - read the HW reset line state of submodules
  1280. * contained in the hwmod module
  1281. * @oh: struct omap_hwmod *
  1282. * @name: name of the reset line to look up and read
  1283. *
  1284. * Return the state of the reset line.
  1285. */
  1286. static int _read_hardreset(struct omap_hwmod *oh, const char *name)
  1287. {
  1288. struct omap_hwmod_rst_info ohri;
  1289. u8 ret;
  1290. if (!oh)
  1291. return -EINVAL;
  1292. ret = _lookup_hardreset(oh, name, &ohri);
  1293. if (IS_ERR_VALUE(ret))
  1294. return ret;
  1295. if (cpu_is_omap24xx() || cpu_is_omap34xx()) {
  1296. return omap2_prm_is_hardreset_asserted(oh->prcm.omap2.module_offs,
  1297. ohri.st_shift);
  1298. } else if (cpu_is_omap44xx()) {
  1299. return omap4_prminst_is_hardreset_asserted(ohri.rst_shift,
  1300. oh->clkdm->pwrdm.ptr->prcm_partition,
  1301. oh->clkdm->pwrdm.ptr->prcm_offs,
  1302. oh->prcm.omap4.rstctrl_offs);
  1303. } else {
  1304. return -EINVAL;
  1305. }
  1306. }
  1307. /**
  1308. * _are_any_hardreset_lines_asserted - return true if part of @oh is hard-reset
  1309. * @oh: struct omap_hwmod *
  1310. *
  1311. * If any hardreset line associated with @oh is asserted, then return true.
  1312. * Otherwise, if @oh has no hardreset lines associated with it, or if
  1313. * no hardreset lines associated with @oh are asserted, then return false.
  1314. * This function is used to avoid executing some parts of the IP block
  1315. * enable/disable sequence if a hardreset line is set.
  1316. */
  1317. static bool _are_any_hardreset_lines_asserted(struct omap_hwmod *oh)
  1318. {
  1319. int i;
  1320. if (oh->rst_lines_cnt == 0)
  1321. return false;
  1322. for (i = 0; i < oh->rst_lines_cnt; i++)
  1323. if (_read_hardreset(oh, oh->rst_lines[i].name) > 0)
  1324. return true;
  1325. return false;
  1326. }
  1327. /**
  1328. * _omap4_disable_module - enable CLKCTRL modulemode on OMAP4
  1329. * @oh: struct omap_hwmod *
  1330. *
  1331. * Disable the PRCM module mode related to the hwmod @oh.
  1332. * Return EINVAL if the modulemode is not supported and 0 in case of success.
  1333. */
  1334. static int _omap4_disable_module(struct omap_hwmod *oh)
  1335. {
  1336. int v;
  1337. /* The module mode does not exist prior OMAP4 */
  1338. if (!cpu_is_omap44xx())
  1339. return -EINVAL;
  1340. if (!oh->clkdm || !oh->prcm.omap4.modulemode)
  1341. return -EINVAL;
  1342. pr_debug("omap_hwmod: %s: %s\n", oh->name, __func__);
  1343. omap4_cminst_module_disable(oh->clkdm->prcm_partition,
  1344. oh->clkdm->cm_inst,
  1345. oh->clkdm->clkdm_offs,
  1346. oh->prcm.omap4.clkctrl_offs);
  1347. if (_are_any_hardreset_lines_asserted(oh))
  1348. return 0;
  1349. v = _omap4_wait_target_disable(oh);
  1350. if (v)
  1351. pr_warn("omap_hwmod: %s: _wait_target_disable failed\n",
  1352. oh->name);
  1353. return 0;
  1354. }
  1355. /**
  1356. * _ocp_softreset - reset an omap_hwmod via the OCP_SYSCONFIG bit
  1357. * @oh: struct omap_hwmod *
  1358. *
  1359. * Resets an omap_hwmod @oh via the OCP_SYSCONFIG bit. hwmod must be
  1360. * enabled for this to work. Returns -ENOENT if the hwmod cannot be
  1361. * reset this way, -EINVAL if the hwmod is in the wrong state,
  1362. * -ETIMEDOUT if the module did not reset in time, or 0 upon success.
  1363. *
  1364. * In OMAP3 a specific SYSSTATUS register is used to get the reset status.
  1365. * Starting in OMAP4, some IPs do not have SYSSTATUS registers and instead
  1366. * use the SYSCONFIG softreset bit to provide the status.
  1367. *
  1368. * Note that some IP like McBSP do have reset control but don't have
  1369. * reset status.
  1370. */
  1371. static int _ocp_softreset(struct omap_hwmod *oh)
  1372. {
  1373. u32 v, softrst_mask;
  1374. int c = 0;
  1375. int ret = 0;
  1376. if (!oh->class->sysc ||
  1377. !(oh->class->sysc->sysc_flags & SYSC_HAS_SOFTRESET))
  1378. return -ENOENT;
  1379. /* clocks must be on for this operation */
  1380. if (oh->_state != _HWMOD_STATE_ENABLED) {
  1381. pr_warning("omap_hwmod: %s: reset can only be entered from "
  1382. "enabled state\n", oh->name);
  1383. return -EINVAL;
  1384. }
  1385. /* For some modules, all optionnal clocks need to be enabled as well */
  1386. if (oh->flags & HWMOD_CONTROL_OPT_CLKS_IN_RESET)
  1387. _enable_optional_clocks(oh);
  1388. pr_debug("omap_hwmod: %s: resetting via OCP SOFTRESET\n", oh->name);
  1389. v = oh->_sysc_cache;
  1390. ret = _set_softreset(oh, &v);
  1391. if (ret)
  1392. goto dis_opt_clks;
  1393. _write_sysconfig(v, oh);
  1394. if (oh->class->sysc->srst_udelay)
  1395. udelay(oh->class->sysc->srst_udelay);
  1396. if (oh->class->sysc->sysc_flags & SYSS_HAS_RESET_STATUS)
  1397. omap_test_timeout((omap_hwmod_read(oh,
  1398. oh->class->sysc->syss_offs)
  1399. & SYSS_RESETDONE_MASK),
  1400. MAX_MODULE_SOFTRESET_WAIT, c);
  1401. else if (oh->class->sysc->sysc_flags & SYSC_HAS_RESET_STATUS) {
  1402. softrst_mask = (0x1 << oh->class->sysc->sysc_fields->srst_shift);
  1403. omap_test_timeout(!(omap_hwmod_read(oh,
  1404. oh->class->sysc->sysc_offs)
  1405. & softrst_mask),
  1406. MAX_MODULE_SOFTRESET_WAIT, c);
  1407. }
  1408. if (c == MAX_MODULE_SOFTRESET_WAIT)
  1409. pr_warning("omap_hwmod: %s: softreset failed (waited %d usec)\n",
  1410. oh->name, MAX_MODULE_SOFTRESET_WAIT);
  1411. else
  1412. pr_debug("omap_hwmod: %s: softreset in %d usec\n", oh->name, c);
  1413. /*
  1414. * XXX add _HWMOD_STATE_WEDGED for modules that don't come back from
  1415. * _wait_target_ready() or _reset()
  1416. */
  1417. ret = (c == MAX_MODULE_SOFTRESET_WAIT) ? -ETIMEDOUT : 0;
  1418. dis_opt_clks:
  1419. if (oh->flags & HWMOD_CONTROL_OPT_CLKS_IN_RESET)
  1420. _disable_optional_clocks(oh);
  1421. return ret;
  1422. }
  1423. /**
  1424. * _reset - reset an omap_hwmod
  1425. * @oh: struct omap_hwmod *
  1426. *
  1427. * Resets an omap_hwmod @oh. If the module has a custom reset
  1428. * function pointer defined, then call it to reset the IP block, and
  1429. * pass along its return value to the caller. Otherwise, if the IP
  1430. * block has an OCP_SYSCONFIG register with a SOFTRESET bitfield
  1431. * associated with it, call a function to reset the IP block via that
  1432. * method, and pass along the return value to the caller. Finally, if
  1433. * the IP block has some hardreset lines associated with it, assert
  1434. * all of those, but do _not_ deassert them. (This is because driver
  1435. * authors have expressed an apparent requirement to control the
  1436. * deassertion of the hardreset lines themselves.)
  1437. *
  1438. * The default software reset mechanism for most OMAP IP blocks is
  1439. * triggered via the OCP_SYSCONFIG.SOFTRESET bit. However, some
  1440. * hwmods cannot be reset via this method. Some are not targets and
  1441. * therefore have no OCP header registers to access. Others (like the
  1442. * IVA) have idiosyncratic reset sequences. So for these relatively
  1443. * rare cases, custom reset code can be supplied in the struct
  1444. * omap_hwmod_class .reset function pointer. Passes along the return
  1445. * value from either _ocp_softreset() or the custom reset function -
  1446. * these must return -EINVAL if the hwmod cannot be reset this way or
  1447. * if the hwmod is in the wrong state, -ETIMEDOUT if the module did
  1448. * not reset in time, or 0 upon success.
  1449. */
  1450. static int _reset(struct omap_hwmod *oh)
  1451. {
  1452. int i, r;
  1453. pr_debug("omap_hwmod: %s: resetting\n", oh->name);
  1454. if (oh->class->reset) {
  1455. r = oh->class->reset(oh);
  1456. } else {
  1457. if (oh->rst_lines_cnt > 0) {
  1458. for (i = 0; i < oh->rst_lines_cnt; i++)
  1459. _assert_hardreset(oh, oh->rst_lines[i].name);
  1460. return 0;
  1461. } else {
  1462. r = _ocp_softreset(oh);
  1463. if (r == -ENOENT)
  1464. r = 0;
  1465. }
  1466. }
  1467. /*
  1468. * OCP_SYSCONFIG bits need to be reprogrammed after a
  1469. * softreset. The _enable() function should be split to avoid
  1470. * the rewrite of the OCP_SYSCONFIG register.
  1471. */
  1472. if (oh->class->sysc) {
  1473. _update_sysc_cache(oh);
  1474. _enable_sysc(oh);
  1475. }
  1476. return r;
  1477. }
  1478. /**
  1479. * _reconfigure_io_chain - clear any I/O chain wakeups and reconfigure chain
  1480. *
  1481. * Call the appropriate PRM function to clear any logged I/O chain
  1482. * wakeups and to reconfigure the chain. This apparently needs to be
  1483. * done upon every mux change. Since hwmods can be concurrently
  1484. * enabled and idled, hold a spinlock around the I/O chain
  1485. * reconfiguration sequence. No return value.
  1486. *
  1487. * XXX When the PRM code is moved to drivers, this function can be removed,
  1488. * as the PRM infrastructure should abstract this.
  1489. */
  1490. static void _reconfigure_io_chain(void)
  1491. {
  1492. unsigned long flags;
  1493. spin_lock_irqsave(&io_chain_lock, flags);
  1494. if (cpu_is_omap34xx() && omap3_has_io_chain_ctrl())
  1495. omap3xxx_prm_reconfigure_io_chain();
  1496. else if (cpu_is_omap44xx())
  1497. omap44xx_prm_reconfigure_io_chain();
  1498. spin_unlock_irqrestore(&io_chain_lock, flags);
  1499. }
  1500. /**
  1501. * _enable - enable an omap_hwmod
  1502. * @oh: struct omap_hwmod *
  1503. *
  1504. * Enables an omap_hwmod @oh such that the MPU can access the hwmod's
  1505. * register target. Returns -EINVAL if the hwmod is in the wrong
  1506. * state or passes along the return value of _wait_target_ready().
  1507. */
  1508. static int _enable(struct omap_hwmod *oh)
  1509. {
  1510. int r;
  1511. int hwsup = 0;
  1512. pr_debug("omap_hwmod: %s: enabling\n", oh->name);
  1513. /*
  1514. * hwmods with HWMOD_INIT_NO_IDLE flag set are left in enabled
  1515. * state at init. Now that someone is really trying to enable
  1516. * them, just ensure that the hwmod mux is set.
  1517. */
  1518. if (oh->_int_flags & _HWMOD_SKIP_ENABLE) {
  1519. /*
  1520. * If the caller has mux data populated, do the mux'ing
  1521. * which wouldn't have been done as part of the _enable()
  1522. * done during setup.
  1523. */
  1524. if (oh->mux)
  1525. omap_hwmod_mux(oh->mux, _HWMOD_STATE_ENABLED);
  1526. oh->_int_flags &= ~_HWMOD_SKIP_ENABLE;
  1527. return 0;
  1528. }
  1529. if (oh->_state != _HWMOD_STATE_INITIALIZED &&
  1530. oh->_state != _HWMOD_STATE_IDLE &&
  1531. oh->_state != _HWMOD_STATE_DISABLED) {
  1532. WARN(1, "omap_hwmod: %s: enabled state can only be entered from initialized, idle, or disabled state\n",
  1533. oh->name);
  1534. return -EINVAL;
  1535. }
  1536. /*
  1537. * If an IP block contains HW reset lines and any of them are
  1538. * asserted, we let integration code associated with that
  1539. * block handle the enable. We've received very little
  1540. * information on what those driver authors need, and until
  1541. * detailed information is provided and the driver code is
  1542. * posted to the public lists, this is probably the best we
  1543. * can do.
  1544. */
  1545. if (_are_any_hardreset_lines_asserted(oh))
  1546. return 0;
  1547. /* Mux pins for device runtime if populated */
  1548. if (oh->mux && (!oh->mux->enabled ||
  1549. ((oh->_state == _HWMOD_STATE_IDLE) &&
  1550. oh->mux->pads_dynamic))) {
  1551. omap_hwmod_mux(oh->mux, _HWMOD_STATE_ENABLED);
  1552. _reconfigure_io_chain();
  1553. }
  1554. _add_initiator_dep(oh, mpu_oh);
  1555. if (oh->clkdm) {
  1556. /*
  1557. * A clockdomain must be in SW_SUP before enabling
  1558. * completely the module. The clockdomain can be set
  1559. * in HW_AUTO only when the module become ready.
  1560. */
  1561. hwsup = clkdm_in_hwsup(oh->clkdm);
  1562. r = clkdm_hwmod_enable(oh->clkdm, oh);
  1563. if (r) {
  1564. WARN(1, "omap_hwmod: %s: could not enable clockdomain %s: %d\n",
  1565. oh->name, oh->clkdm->name, r);
  1566. return r;
  1567. }
  1568. }
  1569. _enable_clocks(oh);
  1570. _enable_module(oh);
  1571. r = _wait_target_ready(oh);
  1572. if (!r) {
  1573. /*
  1574. * Set the clockdomain to HW_AUTO only if the target is ready,
  1575. * assuming that the previous state was HW_AUTO
  1576. */
  1577. if (oh->clkdm && hwsup)
  1578. clkdm_allow_idle(oh->clkdm);
  1579. oh->_state = _HWMOD_STATE_ENABLED;
  1580. /* Access the sysconfig only if the target is ready */
  1581. if (oh->class->sysc) {
  1582. if (!(oh->_int_flags & _HWMOD_SYSCONFIG_LOADED))
  1583. _update_sysc_cache(oh);
  1584. _enable_sysc(oh);
  1585. }
  1586. } else {
  1587. _disable_clocks(oh);
  1588. pr_debug("omap_hwmod: %s: _wait_target_ready: %d\n",
  1589. oh->name, r);
  1590. if (oh->clkdm)
  1591. clkdm_hwmod_disable(oh->clkdm, oh);
  1592. }
  1593. return r;
  1594. }
  1595. /**
  1596. * _idle - idle an omap_hwmod
  1597. * @oh: struct omap_hwmod *
  1598. *
  1599. * Idles an omap_hwmod @oh. This should be called once the hwmod has
  1600. * no further work. Returns -EINVAL if the hwmod is in the wrong
  1601. * state or returns 0.
  1602. */
  1603. static int _idle(struct omap_hwmod *oh)
  1604. {
  1605. pr_debug("omap_hwmod: %s: idling\n", oh->name);
  1606. if (oh->_state != _HWMOD_STATE_ENABLED) {
  1607. WARN(1, "omap_hwmod: %s: idle state can only be entered from enabled state\n",
  1608. oh->name);
  1609. return -EINVAL;
  1610. }
  1611. if (_are_any_hardreset_lines_asserted(oh))
  1612. return 0;
  1613. if (oh->class->sysc)
  1614. _idle_sysc(oh);
  1615. _del_initiator_dep(oh, mpu_oh);
  1616. _omap4_disable_module(oh);
  1617. /*
  1618. * The module must be in idle mode before disabling any parents
  1619. * clocks. Otherwise, the parent clock might be disabled before
  1620. * the module transition is done, and thus will prevent the
  1621. * transition to complete properly.
  1622. */
  1623. _disable_clocks(oh);
  1624. if (oh->clkdm)
  1625. clkdm_hwmod_disable(oh->clkdm, oh);
  1626. /* Mux pins for device idle if populated */
  1627. if (oh->mux && oh->mux->pads_dynamic) {
  1628. omap_hwmod_mux(oh->mux, _HWMOD_STATE_IDLE);
  1629. _reconfigure_io_chain();
  1630. }
  1631. oh->_state = _HWMOD_STATE_IDLE;
  1632. return 0;
  1633. }
  1634. /**
  1635. * omap_hwmod_set_ocp_autoidle - set the hwmod's OCP autoidle bit
  1636. * @oh: struct omap_hwmod *
  1637. * @autoidle: desired AUTOIDLE bitfield value (0 or 1)
  1638. *
  1639. * Sets the IP block's OCP autoidle bit in hardware, and updates our
  1640. * local copy. Intended to be used by drivers that require
  1641. * direct manipulation of the AUTOIDLE bits.
  1642. * Returns -EINVAL if @oh is null or is not in the ENABLED state, or passes
  1643. * along the return value from _set_module_autoidle().
  1644. *
  1645. * Any users of this function should be scrutinized carefully.
  1646. */
  1647. int omap_hwmod_set_ocp_autoidle(struct omap_hwmod *oh, u8 autoidle)
  1648. {
  1649. u32 v;
  1650. int retval = 0;
  1651. unsigned long flags;
  1652. if (!oh || oh->_state != _HWMOD_STATE_ENABLED)
  1653. return -EINVAL;
  1654. spin_lock_irqsave(&oh->_lock, flags);
  1655. v = oh->_sysc_cache;
  1656. retval = _set_module_autoidle(oh, autoidle, &v);
  1657. if (!retval)
  1658. _write_sysconfig(v, oh);
  1659. spin_unlock_irqrestore(&oh->_lock, flags);
  1660. return retval;
  1661. }
  1662. /**
  1663. * _shutdown - shutdown an omap_hwmod
  1664. * @oh: struct omap_hwmod *
  1665. *
  1666. * Shut down an omap_hwmod @oh. This should be called when the driver
  1667. * used for the hwmod is removed or unloaded or if the driver is not
  1668. * used by the system. Returns -EINVAL if the hwmod is in the wrong
  1669. * state or returns 0.
  1670. */
  1671. static int _shutdown(struct omap_hwmod *oh)
  1672. {
  1673. int ret, i;
  1674. u8 prev_state;
  1675. if (oh->_state != _HWMOD_STATE_IDLE &&
  1676. oh->_state != _HWMOD_STATE_ENABLED) {
  1677. WARN(1, "omap_hwmod: %s: disabled state can only be entered from idle, or enabled state\n",
  1678. oh->name);
  1679. return -EINVAL;
  1680. }
  1681. if (_are_any_hardreset_lines_asserted(oh))
  1682. return 0;
  1683. pr_debug("omap_hwmod: %s: disabling\n", oh->name);
  1684. if (oh->class->pre_shutdown) {
  1685. prev_state = oh->_state;
  1686. if (oh->_state == _HWMOD_STATE_IDLE)
  1687. _enable(oh);
  1688. ret = oh->class->pre_shutdown(oh);
  1689. if (ret) {
  1690. if (prev_state == _HWMOD_STATE_IDLE)
  1691. _idle(oh);
  1692. return ret;
  1693. }
  1694. }
  1695. if (oh->class->sysc) {
  1696. if (oh->_state == _HWMOD_STATE_IDLE)
  1697. _enable(oh);
  1698. _shutdown_sysc(oh);
  1699. }
  1700. /* clocks and deps are already disabled in idle */
  1701. if (oh->_state == _HWMOD_STATE_ENABLED) {
  1702. _del_initiator_dep(oh, mpu_oh);
  1703. /* XXX what about the other system initiators here? dma, dsp */
  1704. _omap4_disable_module(oh);
  1705. _disable_clocks(oh);
  1706. if (oh->clkdm)
  1707. clkdm_hwmod_disable(oh->clkdm, oh);
  1708. }
  1709. /* XXX Should this code also force-disable the optional clocks? */
  1710. for (i = 0; i < oh->rst_lines_cnt; i++)
  1711. _assert_hardreset(oh, oh->rst_lines[i].name);
  1712. /* Mux pins to safe mode or use populated off mode values */
  1713. if (oh->mux)
  1714. omap_hwmod_mux(oh->mux, _HWMOD_STATE_DISABLED);
  1715. oh->_state = _HWMOD_STATE_DISABLED;
  1716. return 0;
  1717. }
  1718. /**
  1719. * _init_mpu_rt_base - populate the virtual address for a hwmod
  1720. * @oh: struct omap_hwmod * to locate the virtual address
  1721. *
  1722. * Cache the virtual address used by the MPU to access this IP block's
  1723. * registers. This address is needed early so the OCP registers that
  1724. * are part of the device's address space can be ioremapped properly.
  1725. * No return value.
  1726. */
  1727. static void __init _init_mpu_rt_base(struct omap_hwmod *oh, void *data)
  1728. {
  1729. struct omap_hwmod_addr_space *mem;
  1730. void __iomem *va_start;
  1731. if (!oh)
  1732. return;
  1733. _save_mpu_port_index(oh);
  1734. if (oh->_int_flags & _HWMOD_NO_MPU_PORT)
  1735. return;
  1736. mem = _find_mpu_rt_addr_space(oh);
  1737. if (!mem) {
  1738. pr_debug("omap_hwmod: %s: no MPU register target found\n",
  1739. oh->name);
  1740. return;
  1741. }
  1742. va_start = ioremap(mem->pa_start, mem->pa_end - mem->pa_start);
  1743. if (!va_start) {
  1744. pr_err("omap_hwmod: %s: Could not ioremap\n", oh->name);
  1745. return;
  1746. }
  1747. pr_debug("omap_hwmod: %s: MPU register target at va %p\n",
  1748. oh->name, va_start);
  1749. oh->_mpu_rt_va = va_start;
  1750. }
  1751. /**
  1752. * _init - initialize internal data for the hwmod @oh
  1753. * @oh: struct omap_hwmod *
  1754. * @n: (unused)
  1755. *
  1756. * Look up the clocks and the address space used by the MPU to access
  1757. * registers belonging to the hwmod @oh. @oh must already be
  1758. * registered at this point. This is the first of two phases for
  1759. * hwmod initialization. Code called here does not touch any hardware
  1760. * registers, it simply prepares internal data structures. Returns 0
  1761. * upon success or if the hwmod isn't registered, or -EINVAL upon
  1762. * failure.
  1763. */
  1764. static int __init _init(struct omap_hwmod *oh, void *data)
  1765. {
  1766. int r;
  1767. if (oh->_state != _HWMOD_STATE_REGISTERED)
  1768. return 0;
  1769. _init_mpu_rt_base(oh, NULL);
  1770. r = _init_clocks(oh, NULL);
  1771. if (IS_ERR_VALUE(r)) {
  1772. WARN(1, "omap_hwmod: %s: couldn't init clocks\n", oh->name);
  1773. return -EINVAL;
  1774. }
  1775. oh->_state = _HWMOD_STATE_INITIALIZED;
  1776. return 0;
  1777. }
  1778. /**
  1779. * _setup_iclk_autoidle - configure an IP block's interface clocks
  1780. * @oh: struct omap_hwmod *
  1781. *
  1782. * Set up the module's interface clocks. XXX This function is still mostly
  1783. * a stub; implementing this properly requires iclk autoidle usecounting in
  1784. * the clock code. No return value.
  1785. */
  1786. static void __init _setup_iclk_autoidle(struct omap_hwmod *oh)
  1787. {
  1788. struct omap_hwmod_ocp_if *os;
  1789. struct list_head *p;
  1790. int i = 0;
  1791. if (oh->_state != _HWMOD_STATE_INITIALIZED)
  1792. return;
  1793. p = oh->slave_ports.next;
  1794. while (i < oh->slaves_cnt) {
  1795. os = _fetch_next_ocp_if(&p, &i);
  1796. if (!os->_clk)
  1797. continue;
  1798. if (os->flags & OCPIF_SWSUP_IDLE) {
  1799. /* XXX omap_iclk_deny_idle(c); */
  1800. } else {
  1801. /* XXX omap_iclk_allow_idle(c); */
  1802. clk_enable(os->_clk);
  1803. }
  1804. }
  1805. return;
  1806. }
  1807. /**
  1808. * _setup_reset - reset an IP block during the setup process
  1809. * @oh: struct omap_hwmod *
  1810. *
  1811. * Reset the IP block corresponding to the hwmod @oh during the setup
  1812. * process. The IP block is first enabled so it can be successfully
  1813. * reset. Returns 0 upon success or a negative error code upon
  1814. * failure.
  1815. */
  1816. static int __init _setup_reset(struct omap_hwmod *oh)
  1817. {
  1818. int r;
  1819. if (oh->_state != _HWMOD_STATE_INITIALIZED)
  1820. return -EINVAL;
  1821. if (oh->rst_lines_cnt == 0) {
  1822. r = _enable(oh);
  1823. if (r) {
  1824. pr_warning("omap_hwmod: %s: cannot be enabled for reset (%d)\n",
  1825. oh->name, oh->_state);
  1826. return -EINVAL;
  1827. }
  1828. }
  1829. if (!(oh->flags & HWMOD_INIT_NO_RESET))
  1830. r = _reset(oh);
  1831. return r;
  1832. }
  1833. /**
  1834. * _setup_postsetup - transition to the appropriate state after _setup
  1835. * @oh: struct omap_hwmod *
  1836. *
  1837. * Place an IP block represented by @oh into a "post-setup" state --
  1838. * either IDLE, ENABLED, or DISABLED. ("post-setup" simply means that
  1839. * this function is called at the end of _setup().) The postsetup
  1840. * state for an IP block can be changed by calling
  1841. * omap_hwmod_enter_postsetup_state() early in the boot process,
  1842. * before one of the omap_hwmod_setup*() functions are called for the
  1843. * IP block.
  1844. *
  1845. * The IP block stays in this state until a PM runtime-based driver is
  1846. * loaded for that IP block. A post-setup state of IDLE is
  1847. * appropriate for almost all IP blocks with runtime PM-enabled
  1848. * drivers, since those drivers are able to enable the IP block. A
  1849. * post-setup state of ENABLED is appropriate for kernels with PM
  1850. * runtime disabled. The DISABLED state is appropriate for unusual IP
  1851. * blocks such as the MPU WDTIMER on kernels without WDTIMER drivers
  1852. * included, since the WDTIMER starts running on reset and will reset
  1853. * the MPU if left active.
  1854. *
  1855. * This post-setup mechanism is deprecated. Once all of the OMAP
  1856. * drivers have been converted to use PM runtime, and all of the IP
  1857. * block data and interconnect data is available to the hwmod code, it
  1858. * should be possible to replace this mechanism with a "lazy reset"
  1859. * arrangement. In a "lazy reset" setup, each IP block is enabled
  1860. * when the driver first probes, then all remaining IP blocks without
  1861. * drivers are either shut down or enabled after the drivers have
  1862. * loaded. However, this cannot take place until the above
  1863. * preconditions have been met, since otherwise the late reset code
  1864. * has no way of knowing which IP blocks are in use by drivers, and
  1865. * which ones are unused.
  1866. *
  1867. * No return value.
  1868. */
  1869. static void __init _setup_postsetup(struct omap_hwmod *oh)
  1870. {
  1871. u8 postsetup_state;
  1872. if (oh->rst_lines_cnt > 0)
  1873. return;
  1874. postsetup_state = oh->_postsetup_state;
  1875. if (postsetup_state == _HWMOD_STATE_UNKNOWN)
  1876. postsetup_state = _HWMOD_STATE_ENABLED;
  1877. /*
  1878. * XXX HWMOD_INIT_NO_IDLE does not belong in hwmod data -
  1879. * it should be set by the core code as a runtime flag during startup
  1880. */
  1881. if ((oh->flags & HWMOD_INIT_NO_IDLE) &&
  1882. (postsetup_state == _HWMOD_STATE_IDLE)) {
  1883. oh->_int_flags |= _HWMOD_SKIP_ENABLE;
  1884. postsetup_state = _HWMOD_STATE_ENABLED;
  1885. }
  1886. if (postsetup_state == _HWMOD_STATE_IDLE)
  1887. _idle(oh);
  1888. else if (postsetup_state == _HWMOD_STATE_DISABLED)
  1889. _shutdown(oh);
  1890. else if (postsetup_state != _HWMOD_STATE_ENABLED)
  1891. WARN(1, "hwmod: %s: unknown postsetup state %d! defaulting to enabled\n",
  1892. oh->name, postsetup_state);
  1893. return;
  1894. }
  1895. /**
  1896. * _setup - prepare IP block hardware for use
  1897. * @oh: struct omap_hwmod *
  1898. * @n: (unused, pass NULL)
  1899. *
  1900. * Configure the IP block represented by @oh. This may include
  1901. * enabling the IP block, resetting it, and placing it into a
  1902. * post-setup state, depending on the type of IP block and applicable
  1903. * flags. IP blocks are reset to prevent any previous configuration
  1904. * by the bootloader or previous operating system from interfering
  1905. * with power management or other parts of the system. The reset can
  1906. * be avoided; see omap_hwmod_no_setup_reset(). This is the second of
  1907. * two phases for hwmod initialization. Code called here generally
  1908. * affects the IP block hardware, or system integration hardware
  1909. * associated with the IP block. Returns 0.
  1910. */
  1911. static int __init _setup(struct omap_hwmod *oh, void *data)
  1912. {
  1913. if (oh->_state != _HWMOD_STATE_INITIALIZED)
  1914. return 0;
  1915. _setup_iclk_autoidle(oh);
  1916. if (!_setup_reset(oh))
  1917. _setup_postsetup(oh);
  1918. return 0;
  1919. }
  1920. /**
  1921. * _register - register a struct omap_hwmod
  1922. * @oh: struct omap_hwmod *
  1923. *
  1924. * Registers the omap_hwmod @oh. Returns -EEXIST if an omap_hwmod
  1925. * already has been registered by the same name; -EINVAL if the
  1926. * omap_hwmod is in the wrong state, if @oh is NULL, if the
  1927. * omap_hwmod's class field is NULL; if the omap_hwmod is missing a
  1928. * name, or if the omap_hwmod's class is missing a name; or 0 upon
  1929. * success.
  1930. *
  1931. * XXX The data should be copied into bootmem, so the original data
  1932. * should be marked __initdata and freed after init. This would allow
  1933. * unneeded omap_hwmods to be freed on multi-OMAP configurations. Note
  1934. * that the copy process would be relatively complex due to the large number
  1935. * of substructures.
  1936. */
  1937. static int __init _register(struct omap_hwmod *oh)
  1938. {
  1939. if (!oh || !oh->name || !oh->class || !oh->class->name ||
  1940. (oh->_state != _HWMOD_STATE_UNKNOWN))
  1941. return -EINVAL;
  1942. pr_debug("omap_hwmod: %s: registering\n", oh->name);
  1943. if (_lookup(oh->name))
  1944. return -EEXIST;
  1945. list_add_tail(&oh->node, &omap_hwmod_list);
  1946. INIT_LIST_HEAD(&oh->master_ports);
  1947. INIT_LIST_HEAD(&oh->slave_ports);
  1948. spin_lock_init(&oh->_lock);
  1949. oh->_state = _HWMOD_STATE_REGISTERED;
  1950. /*
  1951. * XXX Rather than doing a strcmp(), this should test a flag
  1952. * set in the hwmod data, inserted by the autogenerator code.
  1953. */
  1954. if (!strcmp(oh->name, MPU_INITIATOR_NAME))
  1955. mpu_oh = oh;
  1956. return 0;
  1957. }
  1958. /**
  1959. * _alloc_links - return allocated memory for hwmod links
  1960. * @ml: pointer to a struct omap_hwmod_link * for the master link
  1961. * @sl: pointer to a struct omap_hwmod_link * for the slave link
  1962. *
  1963. * Return pointers to two struct omap_hwmod_link records, via the
  1964. * addresses pointed to by @ml and @sl. Will first attempt to return
  1965. * memory allocated as part of a large initial block, but if that has
  1966. * been exhausted, will allocate memory itself. Since ideally this
  1967. * second allocation path will never occur, the number of these
  1968. * 'supplemental' allocations will be logged when debugging is
  1969. * enabled. Returns 0.
  1970. */
  1971. static int __init _alloc_links(struct omap_hwmod_link **ml,
  1972. struct omap_hwmod_link **sl)
  1973. {
  1974. unsigned int sz;
  1975. if ((free_ls + LINKS_PER_OCP_IF) <= max_ls) {
  1976. *ml = &linkspace[free_ls++];
  1977. *sl = &linkspace[free_ls++];
  1978. return 0;
  1979. }
  1980. sz = sizeof(struct omap_hwmod_link) * LINKS_PER_OCP_IF;
  1981. *sl = NULL;
  1982. *ml = alloc_bootmem(sz);
  1983. memset(*ml, 0, sz);
  1984. *sl = (void *)(*ml) + sizeof(struct omap_hwmod_link);
  1985. ls_supp++;
  1986. pr_debug("omap_hwmod: supplemental link allocations needed: %d\n",
  1987. ls_supp * LINKS_PER_OCP_IF);
  1988. return 0;
  1989. };
  1990. /**
  1991. * _add_link - add an interconnect between two IP blocks
  1992. * @oi: pointer to a struct omap_hwmod_ocp_if record
  1993. *
  1994. * Add struct omap_hwmod_link records connecting the master IP block
  1995. * specified in @oi->master to @oi, and connecting the slave IP block
  1996. * specified in @oi->slave to @oi. This code is assumed to run before
  1997. * preemption or SMP has been enabled, thus avoiding the need for
  1998. * locking in this code. Changes to this assumption will require
  1999. * additional locking. Returns 0.
  2000. */
  2001. static int __init _add_link(struct omap_hwmod_ocp_if *oi)
  2002. {
  2003. struct omap_hwmod_link *ml, *sl;
  2004. pr_debug("omap_hwmod: %s -> %s: adding link\n", oi->master->name,
  2005. oi->slave->name);
  2006. _alloc_links(&ml, &sl);
  2007. ml->ocp_if = oi;
  2008. INIT_LIST_HEAD(&ml->node);
  2009. list_add(&ml->node, &oi->master->master_ports);
  2010. oi->master->masters_cnt++;
  2011. sl->ocp_if = oi;
  2012. INIT_LIST_HEAD(&sl->node);
  2013. list_add(&sl->node, &oi->slave->slave_ports);
  2014. oi->slave->slaves_cnt++;
  2015. return 0;
  2016. }
  2017. /**
  2018. * _register_link - register a struct omap_hwmod_ocp_if
  2019. * @oi: struct omap_hwmod_ocp_if *
  2020. *
  2021. * Registers the omap_hwmod_ocp_if record @oi. Returns -EEXIST if it
  2022. * has already been registered; -EINVAL if @oi is NULL or if the
  2023. * record pointed to by @oi is missing required fields; or 0 upon
  2024. * success.
  2025. *
  2026. * XXX The data should be copied into bootmem, so the original data
  2027. * should be marked __initdata and freed after init. This would allow
  2028. * unneeded omap_hwmods to be freed on multi-OMAP configurations.
  2029. */
  2030. static int __init _register_link(struct omap_hwmod_ocp_if *oi)
  2031. {
  2032. if (!oi || !oi->master || !oi->slave || !oi->user)
  2033. return -EINVAL;
  2034. if (oi->_int_flags & _OCPIF_INT_FLAGS_REGISTERED)
  2035. return -EEXIST;
  2036. pr_debug("omap_hwmod: registering link from %s to %s\n",
  2037. oi->master->name, oi->slave->name);
  2038. /*
  2039. * Register the connected hwmods, if they haven't been
  2040. * registered already
  2041. */
  2042. if (oi->master->_state != _HWMOD_STATE_REGISTERED)
  2043. _register(oi->master);
  2044. if (oi->slave->_state != _HWMOD_STATE_REGISTERED)
  2045. _register(oi->slave);
  2046. _add_link(oi);
  2047. oi->_int_flags |= _OCPIF_INT_FLAGS_REGISTERED;
  2048. return 0;
  2049. }
  2050. /**
  2051. * _alloc_linkspace - allocate large block of hwmod links
  2052. * @ois: pointer to an array of struct omap_hwmod_ocp_if records to count
  2053. *
  2054. * Allocate a large block of struct omap_hwmod_link records. This
  2055. * improves boot time significantly by avoiding the need to allocate
  2056. * individual records one by one. If the number of records to
  2057. * allocate in the block hasn't been manually specified, this function
  2058. * will count the number of struct omap_hwmod_ocp_if records in @ois
  2059. * and use that to determine the allocation size. For SoC families
  2060. * that require multiple list registrations, such as OMAP3xxx, this
  2061. * estimation process isn't optimal, so manual estimation is advised
  2062. * in those cases. Returns -EEXIST if the allocation has already occurred
  2063. * or 0 upon success.
  2064. */
  2065. static int __init _alloc_linkspace(struct omap_hwmod_ocp_if **ois)
  2066. {
  2067. unsigned int i = 0;
  2068. unsigned int sz;
  2069. if (linkspace) {
  2070. WARN(1, "linkspace already allocated\n");
  2071. return -EEXIST;
  2072. }
  2073. if (max_ls == 0)
  2074. while (ois[i++])
  2075. max_ls += LINKS_PER_OCP_IF;
  2076. sz = sizeof(struct omap_hwmod_link) * max_ls;
  2077. pr_debug("omap_hwmod: %s: allocating %d byte linkspace (%d links)\n",
  2078. __func__, sz, max_ls);
  2079. linkspace = alloc_bootmem(sz);
  2080. memset(linkspace, 0, sz);
  2081. return 0;
  2082. }
  2083. /* Public functions */
  2084. u32 omap_hwmod_read(struct omap_hwmod *oh, u16 reg_offs)
  2085. {
  2086. if (oh->flags & HWMOD_16BIT_REG)
  2087. return __raw_readw(oh->_mpu_rt_va + reg_offs);
  2088. else
  2089. return __raw_readl(oh->_mpu_rt_va + reg_offs);
  2090. }
  2091. void omap_hwmod_write(u32 v, struct omap_hwmod *oh, u16 reg_offs)
  2092. {
  2093. if (oh->flags & HWMOD_16BIT_REG)
  2094. __raw_writew(v, oh->_mpu_rt_va + reg_offs);
  2095. else
  2096. __raw_writel(v, oh->_mpu_rt_va + reg_offs);
  2097. }
  2098. /**
  2099. * omap_hwmod_softreset - reset a module via SYSCONFIG.SOFTRESET bit
  2100. * @oh: struct omap_hwmod *
  2101. *
  2102. * This is a public function exposed to drivers. Some drivers may need to do
  2103. * some settings before and after resetting the device. Those drivers after
  2104. * doing the necessary settings could use this function to start a reset by
  2105. * setting the SYSCONFIG.SOFTRESET bit.
  2106. */
  2107. int omap_hwmod_softreset(struct omap_hwmod *oh)
  2108. {
  2109. u32 v;
  2110. int ret;
  2111. if (!oh || !(oh->_sysc_cache))
  2112. return -EINVAL;
  2113. v = oh->_sysc_cache;
  2114. ret = _set_softreset(oh, &v);
  2115. if (ret)
  2116. goto error;
  2117. _write_sysconfig(v, oh);
  2118. error:
  2119. return ret;
  2120. }
  2121. /**
  2122. * omap_hwmod_set_slave_idlemode - set the hwmod's OCP slave idlemode
  2123. * @oh: struct omap_hwmod *
  2124. * @idlemode: SIDLEMODE field bits (shifted to bit 0)
  2125. *
  2126. * Sets the IP block's OCP slave idlemode in hardware, and updates our
  2127. * local copy. Intended to be used by drivers that have some erratum
  2128. * that requires direct manipulation of the SIDLEMODE bits. Returns
  2129. * -EINVAL if @oh is null, or passes along the return value from
  2130. * _set_slave_idlemode().
  2131. *
  2132. * XXX Does this function have any current users? If not, we should
  2133. * remove it; it is better to let the rest of the hwmod code handle this.
  2134. * Any users of this function should be scrutinized carefully.
  2135. */
  2136. int omap_hwmod_set_slave_idlemode(struct omap_hwmod *oh, u8 idlemode)
  2137. {
  2138. u32 v;
  2139. int retval = 0;
  2140. if (!oh)
  2141. return -EINVAL;
  2142. v = oh->_sysc_cache;
  2143. retval = _set_slave_idlemode(oh, idlemode, &v);
  2144. if (!retval)
  2145. _write_sysconfig(v, oh);
  2146. return retval;
  2147. }
  2148. /**
  2149. * omap_hwmod_lookup - look up a registered omap_hwmod by name
  2150. * @name: name of the omap_hwmod to look up
  2151. *
  2152. * Given a @name of an omap_hwmod, return a pointer to the registered
  2153. * struct omap_hwmod *, or NULL upon error.
  2154. */
  2155. struct omap_hwmod *omap_hwmod_lookup(const char *name)
  2156. {
  2157. struct omap_hwmod *oh;
  2158. if (!name)
  2159. return NULL;
  2160. oh = _lookup(name);
  2161. return oh;
  2162. }
  2163. /**
  2164. * omap_hwmod_for_each - call function for each registered omap_hwmod
  2165. * @fn: pointer to a callback function
  2166. * @data: void * data to pass to callback function
  2167. *
  2168. * Call @fn for each registered omap_hwmod, passing @data to each
  2169. * function. @fn must return 0 for success or any other value for
  2170. * failure. If @fn returns non-zero, the iteration across omap_hwmods
  2171. * will stop and the non-zero return value will be passed to the
  2172. * caller of omap_hwmod_for_each(). @fn is called with
  2173. * omap_hwmod_for_each() held.
  2174. */
  2175. int omap_hwmod_for_each(int (*fn)(struct omap_hwmod *oh, void *data),
  2176. void *data)
  2177. {
  2178. struct omap_hwmod *temp_oh;
  2179. int ret = 0;
  2180. if (!fn)
  2181. return -EINVAL;
  2182. list_for_each_entry(temp_oh, &omap_hwmod_list, node) {
  2183. ret = (*fn)(temp_oh, data);
  2184. if (ret)
  2185. break;
  2186. }
  2187. return ret;
  2188. }
  2189. /**
  2190. * omap_hwmod_register_links - register an array of hwmod links
  2191. * @ois: pointer to an array of omap_hwmod_ocp_if to register
  2192. *
  2193. * Intended to be called early in boot before the clock framework is
  2194. * initialized. If @ois is not null, will register all omap_hwmods
  2195. * listed in @ois that are valid for this chip. Returns 0.
  2196. */
  2197. int __init omap_hwmod_register_links(struct omap_hwmod_ocp_if **ois)
  2198. {
  2199. int r, i;
  2200. if (!ois)
  2201. return 0;
  2202. if (!linkspace) {
  2203. if (_alloc_linkspace(ois)) {
  2204. pr_err("omap_hwmod: could not allocate link space\n");
  2205. return -ENOMEM;
  2206. }
  2207. }
  2208. i = 0;
  2209. do {
  2210. r = _register_link(ois[i]);
  2211. WARN(r && r != -EEXIST,
  2212. "omap_hwmod: _register_link(%s -> %s) returned %d\n",
  2213. ois[i]->master->name, ois[i]->slave->name, r);
  2214. } while (ois[++i]);
  2215. return 0;
  2216. }
  2217. /**
  2218. * _ensure_mpu_hwmod_is_setup - ensure the MPU SS hwmod is init'ed and set up
  2219. * @oh: pointer to the hwmod currently being set up (usually not the MPU)
  2220. *
  2221. * If the hwmod data corresponding to the MPU subsystem IP block
  2222. * hasn't been initialized and set up yet, do so now. This must be
  2223. * done first since sleep dependencies may be added from other hwmods
  2224. * to the MPU. Intended to be called only by omap_hwmod_setup*(). No
  2225. * return value.
  2226. */
  2227. static void __init _ensure_mpu_hwmod_is_setup(struct omap_hwmod *oh)
  2228. {
  2229. if (!mpu_oh || mpu_oh->_state == _HWMOD_STATE_UNKNOWN)
  2230. pr_err("omap_hwmod: %s: MPU initiator hwmod %s not yet registered\n",
  2231. __func__, MPU_INITIATOR_NAME);
  2232. else if (mpu_oh->_state == _HWMOD_STATE_REGISTERED && oh != mpu_oh)
  2233. omap_hwmod_setup_one(MPU_INITIATOR_NAME);
  2234. }
  2235. /**
  2236. * omap_hwmod_setup_one - set up a single hwmod
  2237. * @oh_name: const char * name of the already-registered hwmod to set up
  2238. *
  2239. * Initialize and set up a single hwmod. Intended to be used for a
  2240. * small number of early devices, such as the timer IP blocks used for
  2241. * the scheduler clock. Must be called after omap2_clk_init().
  2242. * Resolves the struct clk names to struct clk pointers for each
  2243. * registered omap_hwmod. Also calls _setup() on each hwmod. Returns
  2244. * -EINVAL upon error or 0 upon success.
  2245. */
  2246. int __init omap_hwmod_setup_one(const char *oh_name)
  2247. {
  2248. struct omap_hwmod *oh;
  2249. pr_debug("omap_hwmod: %s: %s\n", oh_name, __func__);
  2250. oh = _lookup(oh_name);
  2251. if (!oh) {
  2252. WARN(1, "omap_hwmod: %s: hwmod not yet registered\n", oh_name);
  2253. return -EINVAL;
  2254. }
  2255. _ensure_mpu_hwmod_is_setup(oh);
  2256. _init(oh, NULL);
  2257. _setup(oh, NULL);
  2258. return 0;
  2259. }
  2260. /**
  2261. * omap_hwmod_setup_all - set up all registered IP blocks
  2262. *
  2263. * Initialize and set up all IP blocks registered with the hwmod code.
  2264. * Must be called after omap2_clk_init(). Resolves the struct clk
  2265. * names to struct clk pointers for each registered omap_hwmod. Also
  2266. * calls _setup() on each hwmod. Returns 0 upon success.
  2267. */
  2268. static int __init omap_hwmod_setup_all(void)
  2269. {
  2270. _ensure_mpu_hwmod_is_setup(NULL);
  2271. omap_hwmod_for_each(_init, NULL);
  2272. omap_hwmod_for_each(_setup, NULL);
  2273. return 0;
  2274. }
  2275. core_initcall(omap_hwmod_setup_all);
  2276. /**
  2277. * omap_hwmod_enable - enable an omap_hwmod
  2278. * @oh: struct omap_hwmod *
  2279. *
  2280. * Enable an omap_hwmod @oh. Intended to be called by omap_device_enable().
  2281. * Returns -EINVAL on error or passes along the return value from _enable().
  2282. */
  2283. int omap_hwmod_enable(struct omap_hwmod *oh)
  2284. {
  2285. int r;
  2286. unsigned long flags;
  2287. if (!oh)
  2288. return -EINVAL;
  2289. spin_lock_irqsave(&oh->_lock, flags);
  2290. r = _enable(oh);
  2291. spin_unlock_irqrestore(&oh->_lock, flags);
  2292. return r;
  2293. }
  2294. /**
  2295. * omap_hwmod_idle - idle an omap_hwmod
  2296. * @oh: struct omap_hwmod *
  2297. *
  2298. * Idle an omap_hwmod @oh. Intended to be called by omap_device_idle().
  2299. * Returns -EINVAL on error or passes along the return value from _idle().
  2300. */
  2301. int omap_hwmod_idle(struct omap_hwmod *oh)
  2302. {
  2303. unsigned long flags;
  2304. if (!oh)
  2305. return -EINVAL;
  2306. spin_lock_irqsave(&oh->_lock, flags);
  2307. _idle(oh);
  2308. spin_unlock_irqrestore(&oh->_lock, flags);
  2309. return 0;
  2310. }
  2311. /**
  2312. * omap_hwmod_shutdown - shutdown an omap_hwmod
  2313. * @oh: struct omap_hwmod *
  2314. *
  2315. * Shutdown an omap_hwmod @oh. Intended to be called by
  2316. * omap_device_shutdown(). Returns -EINVAL on error or passes along
  2317. * the return value from _shutdown().
  2318. */
  2319. int omap_hwmod_shutdown(struct omap_hwmod *oh)
  2320. {
  2321. unsigned long flags;
  2322. if (!oh)
  2323. return -EINVAL;
  2324. spin_lock_irqsave(&oh->_lock, flags);
  2325. _shutdown(oh);
  2326. spin_unlock_irqrestore(&oh->_lock, flags);
  2327. return 0;
  2328. }
  2329. /**
  2330. * omap_hwmod_enable_clocks - enable main_clk, all interface clocks
  2331. * @oh: struct omap_hwmod *oh
  2332. *
  2333. * Intended to be called by the omap_device code.
  2334. */
  2335. int omap_hwmod_enable_clocks(struct omap_hwmod *oh)
  2336. {
  2337. unsigned long flags;
  2338. spin_lock_irqsave(&oh->_lock, flags);
  2339. _enable_clocks(oh);
  2340. spin_unlock_irqrestore(&oh->_lock, flags);
  2341. return 0;
  2342. }
  2343. /**
  2344. * omap_hwmod_disable_clocks - disable main_clk, all interface clocks
  2345. * @oh: struct omap_hwmod *oh
  2346. *
  2347. * Intended to be called by the omap_device code.
  2348. */
  2349. int omap_hwmod_disable_clocks(struct omap_hwmod *oh)
  2350. {
  2351. unsigned long flags;
  2352. spin_lock_irqsave(&oh->_lock, flags);
  2353. _disable_clocks(oh);
  2354. spin_unlock_irqrestore(&oh->_lock, flags);
  2355. return 0;
  2356. }
  2357. /**
  2358. * omap_hwmod_ocp_barrier - wait for posted writes against the hwmod to complete
  2359. * @oh: struct omap_hwmod *oh
  2360. *
  2361. * Intended to be called by drivers and core code when all posted
  2362. * writes to a device must complete before continuing further
  2363. * execution (for example, after clearing some device IRQSTATUS
  2364. * register bits)
  2365. *
  2366. * XXX what about targets with multiple OCP threads?
  2367. */
  2368. void omap_hwmod_ocp_barrier(struct omap_hwmod *oh)
  2369. {
  2370. BUG_ON(!oh);
  2371. if (!oh->class->sysc || !oh->class->sysc->sysc_flags) {
  2372. WARN(1, "omap_device: %s: OCP barrier impossible due to device configuration\n",
  2373. oh->name);
  2374. return;
  2375. }
  2376. /*
  2377. * Forces posted writes to complete on the OCP thread handling
  2378. * register writes
  2379. */
  2380. omap_hwmod_read(oh, oh->class->sysc->sysc_offs);
  2381. }
  2382. /**
  2383. * omap_hwmod_reset - reset the hwmod
  2384. * @oh: struct omap_hwmod *
  2385. *
  2386. * Under some conditions, a driver may wish to reset the entire device.
  2387. * Called from omap_device code. Returns -EINVAL on error or passes along
  2388. * the return value from _reset().
  2389. */
  2390. int omap_hwmod_reset(struct omap_hwmod *oh)
  2391. {
  2392. int r;
  2393. unsigned long flags;
  2394. if (!oh)
  2395. return -EINVAL;
  2396. spin_lock_irqsave(&oh->_lock, flags);
  2397. r = _reset(oh);
  2398. spin_unlock_irqrestore(&oh->_lock, flags);
  2399. return r;
  2400. }
  2401. /*
  2402. * IP block data retrieval functions
  2403. */
  2404. /**
  2405. * omap_hwmod_count_resources - count number of struct resources needed by hwmod
  2406. * @oh: struct omap_hwmod *
  2407. * @res: pointer to the first element of an array of struct resource to fill
  2408. *
  2409. * Count the number of struct resource array elements necessary to
  2410. * contain omap_hwmod @oh resources. Intended to be called by code
  2411. * that registers omap_devices. Intended to be used to determine the
  2412. * size of a dynamically-allocated struct resource array, before
  2413. * calling omap_hwmod_fill_resources(). Returns the number of struct
  2414. * resource array elements needed.
  2415. *
  2416. * XXX This code is not optimized. It could attempt to merge adjacent
  2417. * resource IDs.
  2418. *
  2419. */
  2420. int omap_hwmod_count_resources(struct omap_hwmod *oh)
  2421. {
  2422. struct omap_hwmod_ocp_if *os;
  2423. struct list_head *p;
  2424. int ret;
  2425. int i = 0;
  2426. ret = _count_mpu_irqs(oh) + _count_sdma_reqs(oh);
  2427. p = oh->slave_ports.next;
  2428. while (i < oh->slaves_cnt) {
  2429. os = _fetch_next_ocp_if(&p, &i);
  2430. ret += _count_ocp_if_addr_spaces(os);
  2431. }
  2432. return ret;
  2433. }
  2434. /**
  2435. * omap_hwmod_fill_resources - fill struct resource array with hwmod data
  2436. * @oh: struct omap_hwmod *
  2437. * @res: pointer to the first element of an array of struct resource to fill
  2438. *
  2439. * Fill the struct resource array @res with resource data from the
  2440. * omap_hwmod @oh. Intended to be called by code that registers
  2441. * omap_devices. See also omap_hwmod_count_resources(). Returns the
  2442. * number of array elements filled.
  2443. */
  2444. int omap_hwmod_fill_resources(struct omap_hwmod *oh, struct resource *res)
  2445. {
  2446. struct omap_hwmod_ocp_if *os;
  2447. struct list_head *p;
  2448. int i, j, mpu_irqs_cnt, sdma_reqs_cnt, addr_cnt;
  2449. int r = 0;
  2450. /* For each IRQ, DMA, memory area, fill in array.*/
  2451. mpu_irqs_cnt = _count_mpu_irqs(oh);
  2452. for (i = 0; i < mpu_irqs_cnt; i++) {
  2453. (res + r)->name = (oh->mpu_irqs + i)->name;
  2454. (res + r)->start = (oh->mpu_irqs + i)->irq;
  2455. (res + r)->end = (oh->mpu_irqs + i)->irq;
  2456. (res + r)->flags = IORESOURCE_IRQ;
  2457. r++;
  2458. }
  2459. sdma_reqs_cnt = _count_sdma_reqs(oh);
  2460. for (i = 0; i < sdma_reqs_cnt; i++) {
  2461. (res + r)->name = (oh->sdma_reqs + i)->name;
  2462. (res + r)->start = (oh->sdma_reqs + i)->dma_req;
  2463. (res + r)->end = (oh->sdma_reqs + i)->dma_req;
  2464. (res + r)->flags = IORESOURCE_DMA;
  2465. r++;
  2466. }
  2467. p = oh->slave_ports.next;
  2468. i = 0;
  2469. while (i < oh->slaves_cnt) {
  2470. os = _fetch_next_ocp_if(&p, &i);
  2471. addr_cnt = _count_ocp_if_addr_spaces(os);
  2472. for (j = 0; j < addr_cnt; j++) {
  2473. (res + r)->name = (os->addr + j)->name;
  2474. (res + r)->start = (os->addr + j)->pa_start;
  2475. (res + r)->end = (os->addr + j)->pa_end;
  2476. (res + r)->flags = IORESOURCE_MEM;
  2477. r++;
  2478. }
  2479. }
  2480. return r;
  2481. }
  2482. /**
  2483. * omap_hwmod_get_resource_byname - fetch IP block integration data by name
  2484. * @oh: struct omap_hwmod * to operate on
  2485. * @type: one of the IORESOURCE_* constants from include/linux/ioport.h
  2486. * @name: pointer to the name of the data to fetch (optional)
  2487. * @rsrc: pointer to a struct resource, allocated by the caller
  2488. *
  2489. * Retrieve MPU IRQ, SDMA request line, or address space start/end
  2490. * data for the IP block pointed to by @oh. The data will be filled
  2491. * into a struct resource record pointed to by @rsrc. The struct
  2492. * resource must be allocated by the caller. When @name is non-null,
  2493. * the data associated with the matching entry in the IRQ/SDMA/address
  2494. * space hwmod data arrays will be returned. If @name is null, the
  2495. * first array entry will be returned. Data order is not meaningful
  2496. * in hwmod data, so callers are strongly encouraged to use a non-null
  2497. * @name whenever possible to avoid unpredictable effects if hwmod
  2498. * data is later added that causes data ordering to change. This
  2499. * function is only intended for use by OMAP core code. Device
  2500. * drivers should not call this function - the appropriate bus-related
  2501. * data accessor functions should be used instead. Returns 0 upon
  2502. * success or a negative error code upon error.
  2503. */
  2504. int omap_hwmod_get_resource_byname(struct omap_hwmod *oh, unsigned int type,
  2505. const char *name, struct resource *rsrc)
  2506. {
  2507. int r;
  2508. unsigned int irq, dma;
  2509. u32 pa_start, pa_end;
  2510. if (!oh || !rsrc)
  2511. return -EINVAL;
  2512. if (type == IORESOURCE_IRQ) {
  2513. r = _get_mpu_irq_by_name(oh, name, &irq);
  2514. if (r)
  2515. return r;
  2516. rsrc->start = irq;
  2517. rsrc->end = irq;
  2518. } else if (type == IORESOURCE_DMA) {
  2519. r = _get_sdma_req_by_name(oh, name, &dma);
  2520. if (r)
  2521. return r;
  2522. rsrc->start = dma;
  2523. rsrc->end = dma;
  2524. } else if (type == IORESOURCE_MEM) {
  2525. r = _get_addr_space_by_name(oh, name, &pa_start, &pa_end);
  2526. if (r)
  2527. return r;
  2528. rsrc->start = pa_start;
  2529. rsrc->end = pa_end;
  2530. } else {
  2531. return -EINVAL;
  2532. }
  2533. rsrc->flags = type;
  2534. rsrc->name = name;
  2535. return 0;
  2536. }
  2537. /**
  2538. * omap_hwmod_get_pwrdm - return pointer to this module's main powerdomain
  2539. * @oh: struct omap_hwmod *
  2540. *
  2541. * Return the powerdomain pointer associated with the OMAP module
  2542. * @oh's main clock. If @oh does not have a main clk, return the
  2543. * powerdomain associated with the interface clock associated with the
  2544. * module's MPU port. (XXX Perhaps this should use the SDMA port
  2545. * instead?) Returns NULL on error, or a struct powerdomain * on
  2546. * success.
  2547. */
  2548. struct powerdomain *omap_hwmod_get_pwrdm(struct omap_hwmod *oh)
  2549. {
  2550. struct clk *c;
  2551. struct omap_hwmod_ocp_if *oi;
  2552. if (!oh)
  2553. return NULL;
  2554. if (oh->_clk) {
  2555. c = oh->_clk;
  2556. } else {
  2557. oi = _find_mpu_rt_port(oh);
  2558. if (!oi)
  2559. return NULL;
  2560. c = oi->_clk;
  2561. }
  2562. if (!c->clkdm)
  2563. return NULL;
  2564. return c->clkdm->pwrdm.ptr;
  2565. }
  2566. /**
  2567. * omap_hwmod_get_mpu_rt_va - return the module's base address (for the MPU)
  2568. * @oh: struct omap_hwmod *
  2569. *
  2570. * Returns the virtual address corresponding to the beginning of the
  2571. * module's register target, in the address range that is intended to
  2572. * be used by the MPU. Returns the virtual address upon success or NULL
  2573. * upon error.
  2574. */
  2575. void __iomem *omap_hwmod_get_mpu_rt_va(struct omap_hwmod *oh)
  2576. {
  2577. if (!oh)
  2578. return NULL;
  2579. if (oh->_int_flags & _HWMOD_NO_MPU_PORT)
  2580. return NULL;
  2581. if (oh->_state == _HWMOD_STATE_UNKNOWN)
  2582. return NULL;
  2583. return oh->_mpu_rt_va;
  2584. }
  2585. /**
  2586. * omap_hwmod_add_initiator_dep - add sleepdep from @init_oh to @oh
  2587. * @oh: struct omap_hwmod *
  2588. * @init_oh: struct omap_hwmod * (initiator)
  2589. *
  2590. * Add a sleep dependency between the initiator @init_oh and @oh.
  2591. * Intended to be called by DSP/Bridge code via platform_data for the
  2592. * DSP case; and by the DMA code in the sDMA case. DMA code, *Bridge
  2593. * code needs to add/del initiator dependencies dynamically
  2594. * before/after accessing a device. Returns the return value from
  2595. * _add_initiator_dep().
  2596. *
  2597. * XXX Keep a usecount in the clockdomain code
  2598. */
  2599. int omap_hwmod_add_initiator_dep(struct omap_hwmod *oh,
  2600. struct omap_hwmod *init_oh)
  2601. {
  2602. return _add_initiator_dep(oh, init_oh);
  2603. }
  2604. /*
  2605. * XXX what about functions for drivers to save/restore ocp_sysconfig
  2606. * for context save/restore operations?
  2607. */
  2608. /**
  2609. * omap_hwmod_del_initiator_dep - remove sleepdep from @init_oh to @oh
  2610. * @oh: struct omap_hwmod *
  2611. * @init_oh: struct omap_hwmod * (initiator)
  2612. *
  2613. * Remove a sleep dependency between the initiator @init_oh and @oh.
  2614. * Intended to be called by DSP/Bridge code via platform_data for the
  2615. * DSP case; and by the DMA code in the sDMA case. DMA code, *Bridge
  2616. * code needs to add/del initiator dependencies dynamically
  2617. * before/after accessing a device. Returns the return value from
  2618. * _del_initiator_dep().
  2619. *
  2620. * XXX Keep a usecount in the clockdomain code
  2621. */
  2622. int omap_hwmod_del_initiator_dep(struct omap_hwmod *oh,
  2623. struct omap_hwmod *init_oh)
  2624. {
  2625. return _del_initiator_dep(oh, init_oh);
  2626. }
  2627. /**
  2628. * omap_hwmod_enable_wakeup - allow device to wake up the system
  2629. * @oh: struct omap_hwmod *
  2630. *
  2631. * Sets the module OCP socket ENAWAKEUP bit to allow the module to
  2632. * send wakeups to the PRCM, and enable I/O ring wakeup events for
  2633. * this IP block if it has dynamic mux entries. Eventually this
  2634. * should set PRCM wakeup registers to cause the PRCM to receive
  2635. * wakeup events from the module. Does not set any wakeup routing
  2636. * registers beyond this point - if the module is to wake up any other
  2637. * module or subsystem, that must be set separately. Called by
  2638. * omap_device code. Returns -EINVAL on error or 0 upon success.
  2639. */
  2640. int omap_hwmod_enable_wakeup(struct omap_hwmod *oh)
  2641. {
  2642. unsigned long flags;
  2643. u32 v;
  2644. spin_lock_irqsave(&oh->_lock, flags);
  2645. if (oh->class->sysc &&
  2646. (oh->class->sysc->sysc_flags & SYSC_HAS_ENAWAKEUP)) {
  2647. v = oh->_sysc_cache;
  2648. _enable_wakeup(oh, &v);
  2649. _write_sysconfig(v, oh);
  2650. }
  2651. _set_idle_ioring_wakeup(oh, true);
  2652. spin_unlock_irqrestore(&oh->_lock, flags);
  2653. return 0;
  2654. }
  2655. /**
  2656. * omap_hwmod_disable_wakeup - prevent device from waking the system
  2657. * @oh: struct omap_hwmod *
  2658. *
  2659. * Clears the module OCP socket ENAWAKEUP bit to prevent the module
  2660. * from sending wakeups to the PRCM, and disable I/O ring wakeup
  2661. * events for this IP block if it has dynamic mux entries. Eventually
  2662. * this should clear PRCM wakeup registers to cause the PRCM to ignore
  2663. * wakeup events from the module. Does not set any wakeup routing
  2664. * registers beyond this point - if the module is to wake up any other
  2665. * module or subsystem, that must be set separately. Called by
  2666. * omap_device code. Returns -EINVAL on error or 0 upon success.
  2667. */
  2668. int omap_hwmod_disable_wakeup(struct omap_hwmod *oh)
  2669. {
  2670. unsigned long flags;
  2671. u32 v;
  2672. spin_lock_irqsave(&oh->_lock, flags);
  2673. if (oh->class->sysc &&
  2674. (oh->class->sysc->sysc_flags & SYSC_HAS_ENAWAKEUP)) {
  2675. v = oh->_sysc_cache;
  2676. _disable_wakeup(oh, &v);
  2677. _write_sysconfig(v, oh);
  2678. }
  2679. _set_idle_ioring_wakeup(oh, false);
  2680. spin_unlock_irqrestore(&oh->_lock, flags);
  2681. return 0;
  2682. }
  2683. /**
  2684. * omap_hwmod_assert_hardreset - assert the HW reset line of submodules
  2685. * contained in the hwmod module.
  2686. * @oh: struct omap_hwmod *
  2687. * @name: name of the reset line to lookup and assert
  2688. *
  2689. * Some IP like dsp, ipu or iva contain processor that require
  2690. * an HW reset line to be assert / deassert in order to enable fully
  2691. * the IP. Returns -EINVAL if @oh is null or if the operation is not
  2692. * yet supported on this OMAP; otherwise, passes along the return value
  2693. * from _assert_hardreset().
  2694. */
  2695. int omap_hwmod_assert_hardreset(struct omap_hwmod *oh, const char *name)
  2696. {
  2697. int ret;
  2698. unsigned long flags;
  2699. if (!oh)
  2700. return -EINVAL;
  2701. spin_lock_irqsave(&oh->_lock, flags);
  2702. ret = _assert_hardreset(oh, name);
  2703. spin_unlock_irqrestore(&oh->_lock, flags);
  2704. return ret;
  2705. }
  2706. /**
  2707. * omap_hwmod_deassert_hardreset - deassert the HW reset line of submodules
  2708. * contained in the hwmod module.
  2709. * @oh: struct omap_hwmod *
  2710. * @name: name of the reset line to look up and deassert
  2711. *
  2712. * Some IP like dsp, ipu or iva contain processor that require
  2713. * an HW reset line to be assert / deassert in order to enable fully
  2714. * the IP. Returns -EINVAL if @oh is null or if the operation is not
  2715. * yet supported on this OMAP; otherwise, passes along the return value
  2716. * from _deassert_hardreset().
  2717. */
  2718. int omap_hwmod_deassert_hardreset(struct omap_hwmod *oh, const char *name)
  2719. {
  2720. int ret;
  2721. unsigned long flags;
  2722. if (!oh)
  2723. return -EINVAL;
  2724. spin_lock_irqsave(&oh->_lock, flags);
  2725. ret = _deassert_hardreset(oh, name);
  2726. spin_unlock_irqrestore(&oh->_lock, flags);
  2727. return ret;
  2728. }
  2729. /**
  2730. * omap_hwmod_read_hardreset - read the HW reset line state of submodules
  2731. * contained in the hwmod module
  2732. * @oh: struct omap_hwmod *
  2733. * @name: name of the reset line to look up and read
  2734. *
  2735. * Return the current state of the hwmod @oh's reset line named @name:
  2736. * returns -EINVAL upon parameter error or if this operation
  2737. * is unsupported on the current OMAP; otherwise, passes along the return
  2738. * value from _read_hardreset().
  2739. */
  2740. int omap_hwmod_read_hardreset(struct omap_hwmod *oh, const char *name)
  2741. {
  2742. int ret;
  2743. unsigned long flags;
  2744. if (!oh)
  2745. return -EINVAL;
  2746. spin_lock_irqsave(&oh->_lock, flags);
  2747. ret = _read_hardreset(oh, name);
  2748. spin_unlock_irqrestore(&oh->_lock, flags);
  2749. return ret;
  2750. }
  2751. /**
  2752. * omap_hwmod_for_each_by_class - call @fn for each hwmod of class @classname
  2753. * @classname: struct omap_hwmod_class name to search for
  2754. * @fn: callback function pointer to call for each hwmod in class @classname
  2755. * @user: arbitrary context data to pass to the callback function
  2756. *
  2757. * For each omap_hwmod of class @classname, call @fn.
  2758. * If the callback function returns something other than
  2759. * zero, the iterator is terminated, and the callback function's return
  2760. * value is passed back to the caller. Returns 0 upon success, -EINVAL
  2761. * if @classname or @fn are NULL, or passes back the error code from @fn.
  2762. */
  2763. int omap_hwmod_for_each_by_class(const char *classname,
  2764. int (*fn)(struct omap_hwmod *oh,
  2765. void *user),
  2766. void *user)
  2767. {
  2768. struct omap_hwmod *temp_oh;
  2769. int ret = 0;
  2770. if (!classname || !fn)
  2771. return -EINVAL;
  2772. pr_debug("omap_hwmod: %s: looking for modules of class %s\n",
  2773. __func__, classname);
  2774. list_for_each_entry(temp_oh, &omap_hwmod_list, node) {
  2775. if (!strcmp(temp_oh->class->name, classname)) {
  2776. pr_debug("omap_hwmod: %s: %s: calling callback fn\n",
  2777. __func__, temp_oh->name);
  2778. ret = (*fn)(temp_oh, user);
  2779. if (ret)
  2780. break;
  2781. }
  2782. }
  2783. if (ret)
  2784. pr_debug("omap_hwmod: %s: iterator terminated early: %d\n",
  2785. __func__, ret);
  2786. return ret;
  2787. }
  2788. /**
  2789. * omap_hwmod_set_postsetup_state - set the post-_setup() state for this hwmod
  2790. * @oh: struct omap_hwmod *
  2791. * @state: state that _setup() should leave the hwmod in
  2792. *
  2793. * Sets the hwmod state that @oh will enter at the end of _setup()
  2794. * (called by omap_hwmod_setup_*()). See also the documentation
  2795. * for _setup_postsetup(), above. Returns 0 upon success or
  2796. * -EINVAL if there is a problem with the arguments or if the hwmod is
  2797. * in the wrong state.
  2798. */
  2799. int omap_hwmod_set_postsetup_state(struct omap_hwmod *oh, u8 state)
  2800. {
  2801. int ret;
  2802. unsigned long flags;
  2803. if (!oh)
  2804. return -EINVAL;
  2805. if (state != _HWMOD_STATE_DISABLED &&
  2806. state != _HWMOD_STATE_ENABLED &&
  2807. state != _HWMOD_STATE_IDLE)
  2808. return -EINVAL;
  2809. spin_lock_irqsave(&oh->_lock, flags);
  2810. if (oh->_state != _HWMOD_STATE_REGISTERED) {
  2811. ret = -EINVAL;
  2812. goto ohsps_unlock;
  2813. }
  2814. oh->_postsetup_state = state;
  2815. ret = 0;
  2816. ohsps_unlock:
  2817. spin_unlock_irqrestore(&oh->_lock, flags);
  2818. return ret;
  2819. }
  2820. /**
  2821. * omap_hwmod_get_context_loss_count - get lost context count
  2822. * @oh: struct omap_hwmod *
  2823. *
  2824. * Query the powerdomain of of @oh to get the context loss
  2825. * count for this device.
  2826. *
  2827. * Returns the context loss count of the powerdomain assocated with @oh
  2828. * upon success, or zero if no powerdomain exists for @oh.
  2829. */
  2830. int omap_hwmod_get_context_loss_count(struct omap_hwmod *oh)
  2831. {
  2832. struct powerdomain *pwrdm;
  2833. int ret = 0;
  2834. pwrdm = omap_hwmod_get_pwrdm(oh);
  2835. if (pwrdm)
  2836. ret = pwrdm_get_context_loss_count(pwrdm);
  2837. return ret;
  2838. }
  2839. /**
  2840. * omap_hwmod_no_setup_reset - prevent a hwmod from being reset upon setup
  2841. * @oh: struct omap_hwmod *
  2842. *
  2843. * Prevent the hwmod @oh from being reset during the setup process.
  2844. * Intended for use by board-*.c files on boards with devices that
  2845. * cannot tolerate being reset. Must be called before the hwmod has
  2846. * been set up. Returns 0 upon success or negative error code upon
  2847. * failure.
  2848. */
  2849. int omap_hwmod_no_setup_reset(struct omap_hwmod *oh)
  2850. {
  2851. if (!oh)
  2852. return -EINVAL;
  2853. if (oh->_state != _HWMOD_STATE_REGISTERED) {
  2854. pr_err("omap_hwmod: %s: cannot prevent setup reset; in wrong state\n",
  2855. oh->name);
  2856. return -EINVAL;
  2857. }
  2858. oh->flags |= HWMOD_INIT_NO_RESET;
  2859. return 0;
  2860. }
  2861. /**
  2862. * omap_hwmod_pad_route_irq - route an I/O pad wakeup to a particular MPU IRQ
  2863. * @oh: struct omap_hwmod * containing hwmod mux entries
  2864. * @pad_idx: array index in oh->mux of the hwmod mux entry to route wakeup
  2865. * @irq_idx: the hwmod mpu_irqs array index of the IRQ to trigger on wakeup
  2866. *
  2867. * When an I/O pad wakeup arrives for the dynamic or wakeup hwmod mux
  2868. * entry number @pad_idx for the hwmod @oh, trigger the interrupt
  2869. * service routine for the hwmod's mpu_irqs array index @irq_idx. If
  2870. * this function is not called for a given pad_idx, then the ISR
  2871. * associated with @oh's first MPU IRQ will be triggered when an I/O
  2872. * pad wakeup occurs on that pad. Note that @pad_idx is the index of
  2873. * the _dynamic or wakeup_ entry: if there are other entries not
  2874. * marked with OMAP_DEVICE_PAD_WAKEUP or OMAP_DEVICE_PAD_REMUX, these
  2875. * entries are NOT COUNTED in the dynamic pad index. This function
  2876. * must be called separately for each pad that requires its interrupt
  2877. * to be re-routed this way. Returns -EINVAL if there is an argument
  2878. * problem or if @oh does not have hwmod mux entries or MPU IRQs;
  2879. * returns -ENOMEM if memory cannot be allocated; or 0 upon success.
  2880. *
  2881. * XXX This function interface is fragile. Rather than using array
  2882. * indexes, which are subject to unpredictable change, it should be
  2883. * using hwmod IRQ names, and some other stable key for the hwmod mux
  2884. * pad records.
  2885. */
  2886. int omap_hwmod_pad_route_irq(struct omap_hwmod *oh, int pad_idx, int irq_idx)
  2887. {
  2888. int nr_irqs;
  2889. might_sleep();
  2890. if (!oh || !oh->mux || !oh->mpu_irqs || pad_idx < 0 ||
  2891. pad_idx >= oh->mux->nr_pads_dynamic)
  2892. return -EINVAL;
  2893. /* Check the number of available mpu_irqs */
  2894. for (nr_irqs = 0; oh->mpu_irqs[nr_irqs].irq >= 0; nr_irqs++)
  2895. ;
  2896. if (irq_idx >= nr_irqs)
  2897. return -EINVAL;
  2898. if (!oh->mux->irqs) {
  2899. /* XXX What frees this? */
  2900. oh->mux->irqs = kzalloc(sizeof(int) * oh->mux->nr_pads_dynamic,
  2901. GFP_KERNEL);
  2902. if (!oh->mux->irqs)
  2903. return -ENOMEM;
  2904. }
  2905. oh->mux->irqs[pad_idx] = irq_idx;
  2906. return 0;
  2907. }