mach-armadillo5x0.c 15 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313314315316317318319320321322323324325326327328329330331332333334335336337338339340341342343344345346347348349350351352353354355356357358359360361362363364365366367368369370371372373374375376377378379380381382383384385386387388389390391392393394395396397398399400401402403404405406407408409410411412413414415416417418419420421422423424425426427428429430431432433434435436437438439440441442443444445446447448449450451452453454455456457458459460461462463464465466467468469470471472473474475476477478479480481482483484485486487488489490491492493494495496497498499500501502503504505506507508509510511512513514515516517518519520521522523524525526527528529530531532533534535536537538539540541542543544545546547548549550551552553554555556557558559560561562563564565566567568569570571572573574575576577578
  1. /*
  2. * armadillo5x0.c
  3. *
  4. * Copyright 2009 Alberto Panizzo <maramaopercheseimorto@gmail.com>
  5. * updates in http://alberdroid.blogspot.com/
  6. *
  7. * Based on Atmark Techno, Inc. armadillo 500 BSP 2008
  8. * Based on mx31ads.c and pcm037.c Great Work!
  9. *
  10. * This program is free software; you can redistribute it and/or modify
  11. * it under the terms of the GNU General Public License as published by
  12. * the Free Software Foundation; either version 2 of the License, or
  13. * (at your option) any later version.
  14. *
  15. * This program is distributed in the hope that it will be useful,
  16. * but WITHOUT ANY WARRANTY; without even the implied warranty of
  17. * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
  18. * GNU General Public License for more details.
  19. *
  20. * You should have received a copy of the GNU General Public License
  21. * along with this program; if not, write to the Free Software
  22. * Foundation, Inc., 51 Franklin Street, Fifth Floor, Boston,
  23. * MA 02110-1301, USA.
  24. */
  25. #include <linux/types.h>
  26. #include <linux/init.h>
  27. #include <linux/clk.h>
  28. #include <linux/platform_device.h>
  29. #include <linux/gpio.h>
  30. #include <linux/smsc911x.h>
  31. #include <linux/interrupt.h>
  32. #include <linux/irq.h>
  33. #include <linux/mtd/physmap.h>
  34. #include <linux/io.h>
  35. #include <linux/input.h>
  36. #include <linux/gpio_keys.h>
  37. #include <linux/i2c.h>
  38. #include <linux/usb/otg.h>
  39. #include <linux/usb/ulpi.h>
  40. #include <linux/delay.h>
  41. #include <mach/hardware.h>
  42. #include <asm/mach-types.h>
  43. #include <asm/mach/arch.h>
  44. #include <asm/mach/time.h>
  45. #include <asm/memory.h>
  46. #include <asm/mach/map.h>
  47. #include <mach/common.h>
  48. #include <mach/iomux-mx3.h>
  49. #include <mach/ipu.h>
  50. #include <mach/mx3fb.h>
  51. #include <mach/mxc_ehci.h>
  52. #include <mach/ulpi.h>
  53. #include "devices-imx31.h"
  54. #include "devices.h"
  55. #include "crm_regs.h"
  56. static int armadillo5x0_pins[] = {
  57. /* UART1 */
  58. MX31_PIN_CTS1__CTS1,
  59. MX31_PIN_RTS1__RTS1,
  60. MX31_PIN_TXD1__TXD1,
  61. MX31_PIN_RXD1__RXD1,
  62. /* UART2 */
  63. MX31_PIN_CTS2__CTS2,
  64. MX31_PIN_RTS2__RTS2,
  65. MX31_PIN_TXD2__TXD2,
  66. MX31_PIN_RXD2__RXD2,
  67. /* LAN9118_IRQ */
  68. IOMUX_MODE(MX31_PIN_GPIO1_0, IOMUX_CONFIG_GPIO),
  69. /* SDHC1 */
  70. MX31_PIN_SD1_DATA3__SD1_DATA3,
  71. MX31_PIN_SD1_DATA2__SD1_DATA2,
  72. MX31_PIN_SD1_DATA1__SD1_DATA1,
  73. MX31_PIN_SD1_DATA0__SD1_DATA0,
  74. MX31_PIN_SD1_CLK__SD1_CLK,
  75. MX31_PIN_SD1_CMD__SD1_CMD,
  76. /* Framebuffer */
  77. MX31_PIN_LD0__LD0,
  78. MX31_PIN_LD1__LD1,
  79. MX31_PIN_LD2__LD2,
  80. MX31_PIN_LD3__LD3,
  81. MX31_PIN_LD4__LD4,
  82. MX31_PIN_LD5__LD5,
  83. MX31_PIN_LD6__LD6,
  84. MX31_PIN_LD7__LD7,
  85. MX31_PIN_LD8__LD8,
  86. MX31_PIN_LD9__LD9,
  87. MX31_PIN_LD10__LD10,
  88. MX31_PIN_LD11__LD11,
  89. MX31_PIN_LD12__LD12,
  90. MX31_PIN_LD13__LD13,
  91. MX31_PIN_LD14__LD14,
  92. MX31_PIN_LD15__LD15,
  93. MX31_PIN_LD16__LD16,
  94. MX31_PIN_LD17__LD17,
  95. MX31_PIN_VSYNC3__VSYNC3,
  96. MX31_PIN_HSYNC__HSYNC,
  97. MX31_PIN_FPSHIFT__FPSHIFT,
  98. MX31_PIN_DRDY0__DRDY0,
  99. IOMUX_MODE(MX31_PIN_LCS1, IOMUX_CONFIG_GPIO), /*ADV7125_PSAVE*/
  100. /* I2C2 */
  101. MX31_PIN_CSPI2_MOSI__SCL,
  102. MX31_PIN_CSPI2_MISO__SDA,
  103. /* OTG */
  104. MX31_PIN_USBOTG_DATA0__USBOTG_DATA0,
  105. MX31_PIN_USBOTG_DATA1__USBOTG_DATA1,
  106. MX31_PIN_USBOTG_DATA2__USBOTG_DATA2,
  107. MX31_PIN_USBOTG_DATA3__USBOTG_DATA3,
  108. MX31_PIN_USBOTG_DATA4__USBOTG_DATA4,
  109. MX31_PIN_USBOTG_DATA5__USBOTG_DATA5,
  110. MX31_PIN_USBOTG_DATA6__USBOTG_DATA6,
  111. MX31_PIN_USBOTG_DATA7__USBOTG_DATA7,
  112. MX31_PIN_USBOTG_CLK__USBOTG_CLK,
  113. MX31_PIN_USBOTG_DIR__USBOTG_DIR,
  114. MX31_PIN_USBOTG_NXT__USBOTG_NXT,
  115. MX31_PIN_USBOTG_STP__USBOTG_STP,
  116. /* USB host 2 */
  117. IOMUX_MODE(MX31_PIN_USBH2_CLK, IOMUX_CONFIG_FUNC),
  118. IOMUX_MODE(MX31_PIN_USBH2_DIR, IOMUX_CONFIG_FUNC),
  119. IOMUX_MODE(MX31_PIN_USBH2_NXT, IOMUX_CONFIG_FUNC),
  120. IOMUX_MODE(MX31_PIN_USBH2_STP, IOMUX_CONFIG_FUNC),
  121. IOMUX_MODE(MX31_PIN_USBH2_DATA0, IOMUX_CONFIG_FUNC),
  122. IOMUX_MODE(MX31_PIN_USBH2_DATA1, IOMUX_CONFIG_FUNC),
  123. IOMUX_MODE(MX31_PIN_STXD3, IOMUX_CONFIG_FUNC),
  124. IOMUX_MODE(MX31_PIN_SRXD3, IOMUX_CONFIG_FUNC),
  125. IOMUX_MODE(MX31_PIN_SCK3, IOMUX_CONFIG_FUNC),
  126. IOMUX_MODE(MX31_PIN_SFS3, IOMUX_CONFIG_FUNC),
  127. IOMUX_MODE(MX31_PIN_STXD6, IOMUX_CONFIG_FUNC),
  128. IOMUX_MODE(MX31_PIN_SRXD6, IOMUX_CONFIG_FUNC),
  129. };
  130. /* USB */
  131. #if defined(CONFIG_USB_ULPI)
  132. #define OTG_RESET IOMUX_TO_GPIO(MX31_PIN_STXD4)
  133. #define USBH2_RESET IOMUX_TO_GPIO(MX31_PIN_SCK6)
  134. #define USBH2_CS IOMUX_TO_GPIO(MX31_PIN_GPIO1_3)
  135. #define USB_PAD_CFG (PAD_CTL_DRV_MAX | PAD_CTL_SRE_FAST | PAD_CTL_HYS_CMOS | \
  136. PAD_CTL_ODE_CMOS | PAD_CTL_100K_PU)
  137. static int usbotg_init(struct platform_device *pdev)
  138. {
  139. int err;
  140. mxc_iomux_set_pad(MX31_PIN_USBOTG_DATA0, USB_PAD_CFG);
  141. mxc_iomux_set_pad(MX31_PIN_USBOTG_DATA1, USB_PAD_CFG);
  142. mxc_iomux_set_pad(MX31_PIN_USBOTG_DATA2, USB_PAD_CFG);
  143. mxc_iomux_set_pad(MX31_PIN_USBOTG_DATA3, USB_PAD_CFG);
  144. mxc_iomux_set_pad(MX31_PIN_USBOTG_DATA4, USB_PAD_CFG);
  145. mxc_iomux_set_pad(MX31_PIN_USBOTG_DATA5, USB_PAD_CFG);
  146. mxc_iomux_set_pad(MX31_PIN_USBOTG_DATA6, USB_PAD_CFG);
  147. mxc_iomux_set_pad(MX31_PIN_USBOTG_DATA7, USB_PAD_CFG);
  148. mxc_iomux_set_pad(MX31_PIN_USBOTG_CLK, USB_PAD_CFG);
  149. mxc_iomux_set_pad(MX31_PIN_USBOTG_DIR, USB_PAD_CFG);
  150. mxc_iomux_set_pad(MX31_PIN_USBOTG_NXT, USB_PAD_CFG);
  151. mxc_iomux_set_pad(MX31_PIN_USBOTG_STP, USB_PAD_CFG);
  152. /* Chip already enabled by hardware */
  153. /* OTG phy reset*/
  154. err = gpio_request(OTG_RESET, "USB-OTG-RESET");
  155. if (err) {
  156. pr_err("Failed to request the usb otg reset gpio\n");
  157. return err;
  158. }
  159. err = gpio_direction_output(OTG_RESET, 1/*HIGH*/);
  160. if (err) {
  161. pr_err("Failed to reset the usb otg phy\n");
  162. goto otg_free_reset;
  163. }
  164. gpio_set_value(OTG_RESET, 0/*LOW*/);
  165. mdelay(5);
  166. gpio_set_value(OTG_RESET, 1/*HIGH*/);
  167. return 0;
  168. otg_free_reset:
  169. gpio_free(OTG_RESET);
  170. return err;
  171. }
  172. static int usbh2_init(struct platform_device *pdev)
  173. {
  174. int err;
  175. mxc_iomux_set_pad(MX31_PIN_USBH2_CLK, USB_PAD_CFG);
  176. mxc_iomux_set_pad(MX31_PIN_USBH2_DIR, USB_PAD_CFG);
  177. mxc_iomux_set_pad(MX31_PIN_USBH2_NXT, USB_PAD_CFG);
  178. mxc_iomux_set_pad(MX31_PIN_USBH2_STP, USB_PAD_CFG);
  179. mxc_iomux_set_pad(MX31_PIN_USBH2_DATA0, USB_PAD_CFG);
  180. mxc_iomux_set_pad(MX31_PIN_USBH2_DATA1, USB_PAD_CFG);
  181. mxc_iomux_set_pad(MX31_PIN_SRXD6, USB_PAD_CFG);
  182. mxc_iomux_set_pad(MX31_PIN_STXD6, USB_PAD_CFG);
  183. mxc_iomux_set_pad(MX31_PIN_SFS3, USB_PAD_CFG);
  184. mxc_iomux_set_pad(MX31_PIN_SCK3, USB_PAD_CFG);
  185. mxc_iomux_set_pad(MX31_PIN_SRXD3, USB_PAD_CFG);
  186. mxc_iomux_set_pad(MX31_PIN_STXD3, USB_PAD_CFG);
  187. mxc_iomux_set_gpr(MUX_PGP_UH2, true);
  188. /* Enable the chip */
  189. err = gpio_request(USBH2_CS, "USB-H2-CS");
  190. if (err) {
  191. pr_err("Failed to request the usb host 2 CS gpio\n");
  192. return err;
  193. }
  194. err = gpio_direction_output(USBH2_CS, 0/*Enabled*/);
  195. if (err) {
  196. pr_err("Failed to drive the usb host 2 CS gpio\n");
  197. goto h2_free_cs;
  198. }
  199. /* H2 phy reset*/
  200. err = gpio_request(USBH2_RESET, "USB-H2-RESET");
  201. if (err) {
  202. pr_err("Failed to request the usb host 2 reset gpio\n");
  203. goto h2_free_cs;
  204. }
  205. err = gpio_direction_output(USBH2_RESET, 1/*HIGH*/);
  206. if (err) {
  207. pr_err("Failed to reset the usb host 2 phy\n");
  208. goto h2_free_reset;
  209. }
  210. gpio_set_value(USBH2_RESET, 0/*LOW*/);
  211. mdelay(5);
  212. gpio_set_value(USBH2_RESET, 1/*HIGH*/);
  213. return 0;
  214. h2_free_reset:
  215. gpio_free(USBH2_RESET);
  216. h2_free_cs:
  217. gpio_free(USBH2_CS);
  218. return err;
  219. }
  220. static struct mxc_usbh_platform_data usbotg_pdata = {
  221. .init = usbotg_init,
  222. .portsc = MXC_EHCI_MODE_ULPI | MXC_EHCI_UTMI_8BIT,
  223. .flags = MXC_EHCI_POWER_PINS_ENABLED | MXC_EHCI_INTERFACE_DIFF_UNI,
  224. };
  225. static struct mxc_usbh_platform_data usbh2_pdata = {
  226. .init = usbh2_init,
  227. .portsc = MXC_EHCI_MODE_ULPI | MXC_EHCI_UTMI_8BIT,
  228. .flags = MXC_EHCI_POWER_PINS_ENABLED | MXC_EHCI_INTERFACE_DIFF_UNI,
  229. };
  230. #endif /* CONFIG_USB_ULPI */
  231. /* RTC over I2C*/
  232. #define ARMADILLO5X0_RTC_GPIO IOMUX_TO_GPIO(MX31_PIN_SRXD4)
  233. static struct i2c_board_info armadillo5x0_i2c_rtc = {
  234. I2C_BOARD_INFO("s35390a", 0x30),
  235. };
  236. /* GPIO BUTTONS */
  237. static struct gpio_keys_button armadillo5x0_buttons[] = {
  238. {
  239. .code = KEY_ENTER, /*28*/
  240. .gpio = IOMUX_TO_GPIO(MX31_PIN_SCLK0),
  241. .active_low = 1,
  242. .desc = "menu",
  243. .wakeup = 1,
  244. }, {
  245. .code = KEY_BACK, /*158*/
  246. .gpio = IOMUX_TO_GPIO(MX31_PIN_SRST0),
  247. .active_low = 1,
  248. .desc = "back",
  249. .wakeup = 1,
  250. }
  251. };
  252. static struct gpio_keys_platform_data armadillo5x0_button_data = {
  253. .buttons = armadillo5x0_buttons,
  254. .nbuttons = ARRAY_SIZE(armadillo5x0_buttons),
  255. };
  256. static struct platform_device armadillo5x0_button_device = {
  257. .name = "gpio-keys",
  258. .id = -1,
  259. .num_resources = 0,
  260. .dev = {
  261. .platform_data = &armadillo5x0_button_data,
  262. }
  263. };
  264. /*
  265. * NAND Flash
  266. */
  267. static const struct mxc_nand_platform_data
  268. armadillo5x0_nand_board_info __initconst = {
  269. .width = 1,
  270. .hw_ecc = 1,
  271. };
  272. /*
  273. * MTD NOR Flash
  274. */
  275. static struct mtd_partition armadillo5x0_nor_flash_partitions[] = {
  276. {
  277. .name = "nor.bootloader",
  278. .offset = 0x00000000,
  279. .size = 4*32*1024,
  280. }, {
  281. .name = "nor.kernel",
  282. .offset = MTDPART_OFS_APPEND,
  283. .size = 16*128*1024,
  284. }, {
  285. .name = "nor.userland",
  286. .offset = MTDPART_OFS_APPEND,
  287. .size = 110*128*1024,
  288. }, {
  289. .name = "nor.config",
  290. .offset = MTDPART_OFS_APPEND,
  291. .size = 1*128*1024,
  292. },
  293. };
  294. static struct physmap_flash_data armadillo5x0_nor_flash_pdata = {
  295. .width = 2,
  296. .parts = armadillo5x0_nor_flash_partitions,
  297. .nr_parts = ARRAY_SIZE(armadillo5x0_nor_flash_partitions),
  298. };
  299. static struct resource armadillo5x0_nor_flash_resource = {
  300. .flags = IORESOURCE_MEM,
  301. .start = MX31_CS0_BASE_ADDR,
  302. .end = MX31_CS0_BASE_ADDR + SZ_64M - 1,
  303. };
  304. static struct platform_device armadillo5x0_nor_flash = {
  305. .name = "physmap-flash",
  306. .id = -1,
  307. .num_resources = 1,
  308. .resource = &armadillo5x0_nor_flash_resource,
  309. };
  310. /*
  311. * FB support
  312. */
  313. static const struct fb_videomode fb_modedb[] = {
  314. { /* 640x480 @ 60 Hz */
  315. .name = "CRT-VGA",
  316. .refresh = 60,
  317. .xres = 640,
  318. .yres = 480,
  319. .pixclock = 39721,
  320. .left_margin = 35,
  321. .right_margin = 115,
  322. .upper_margin = 43,
  323. .lower_margin = 1,
  324. .hsync_len = 10,
  325. .vsync_len = 1,
  326. .sync = FB_SYNC_OE_ACT_HIGH,
  327. .vmode = FB_VMODE_NONINTERLACED,
  328. .flag = 0,
  329. }, {/* 800x600 @ 56 Hz */
  330. .name = "CRT-SVGA",
  331. .refresh = 56,
  332. .xres = 800,
  333. .yres = 600,
  334. .pixclock = 30000,
  335. .left_margin = 30,
  336. .right_margin = 108,
  337. .upper_margin = 13,
  338. .lower_margin = 10,
  339. .hsync_len = 10,
  340. .vsync_len = 1,
  341. .sync = FB_SYNC_OE_ACT_HIGH | FB_SYNC_HOR_HIGH_ACT |
  342. FB_SYNC_VERT_HIGH_ACT,
  343. .vmode = FB_VMODE_NONINTERLACED,
  344. .flag = 0,
  345. },
  346. };
  347. static struct ipu_platform_data mx3_ipu_data = {
  348. .irq_base = MXC_IPU_IRQ_START,
  349. };
  350. static struct mx3fb_platform_data mx3fb_pdata = {
  351. .dma_dev = &mx3_ipu.dev,
  352. .name = "CRT-VGA",
  353. .mode = fb_modedb,
  354. .num_modes = ARRAY_SIZE(fb_modedb),
  355. };
  356. /*
  357. * SDHC 1
  358. * MMC support
  359. */
  360. static int armadillo5x0_sdhc1_get_ro(struct device *dev)
  361. {
  362. return gpio_get_value(IOMUX_TO_GPIO(MX31_PIN_ATA_RESET_B));
  363. }
  364. static int armadillo5x0_sdhc1_init(struct device *dev,
  365. irq_handler_t detect_irq, void *data)
  366. {
  367. int ret;
  368. int gpio_det, gpio_wp;
  369. gpio_det = IOMUX_TO_GPIO(MX31_PIN_ATA_DMACK);
  370. gpio_wp = IOMUX_TO_GPIO(MX31_PIN_ATA_RESET_B);
  371. ret = gpio_request(gpio_det, "sdhc-card-detect");
  372. if (ret)
  373. return ret;
  374. gpio_direction_input(gpio_det);
  375. ret = gpio_request(gpio_wp, "sdhc-write-protect");
  376. if (ret)
  377. goto err_gpio_free;
  378. gpio_direction_input(gpio_wp);
  379. /* When supported the trigger type have to be BOTH */
  380. ret = request_irq(IOMUX_TO_IRQ(MX31_PIN_ATA_DMACK), detect_irq,
  381. IRQF_DISABLED | IRQF_TRIGGER_FALLING,
  382. "sdhc-detect", data);
  383. if (ret)
  384. goto err_gpio_free_2;
  385. return 0;
  386. err_gpio_free_2:
  387. gpio_free(gpio_wp);
  388. err_gpio_free:
  389. gpio_free(gpio_det);
  390. return ret;
  391. }
  392. static void armadillo5x0_sdhc1_exit(struct device *dev, void *data)
  393. {
  394. free_irq(IOMUX_TO_IRQ(MX31_PIN_ATA_DMACK), data);
  395. gpio_free(IOMUX_TO_GPIO(MX31_PIN_ATA_DMACK));
  396. gpio_free(IOMUX_TO_GPIO(MX31_PIN_ATA_RESET_B));
  397. }
  398. static const struct imxmmc_platform_data sdhc_pdata __initconst = {
  399. .get_ro = armadillo5x0_sdhc1_get_ro,
  400. .init = armadillo5x0_sdhc1_init,
  401. .exit = armadillo5x0_sdhc1_exit,
  402. };
  403. /*
  404. * SMSC 9118
  405. * Network support
  406. */
  407. static struct resource armadillo5x0_smc911x_resources[] = {
  408. {
  409. .start = MX31_CS3_BASE_ADDR,
  410. .end = MX31_CS3_BASE_ADDR + SZ_32M - 1,
  411. .flags = IORESOURCE_MEM,
  412. }, {
  413. .start = IOMUX_TO_IRQ(MX31_PIN_GPIO1_0),
  414. .end = IOMUX_TO_IRQ(MX31_PIN_GPIO1_0),
  415. .flags = IORESOURCE_IRQ | IORESOURCE_IRQ_LOWLEVEL,
  416. },
  417. };
  418. static struct smsc911x_platform_config smsc911x_info = {
  419. .flags = SMSC911X_USE_16BIT,
  420. .irq_polarity = SMSC911X_IRQ_POLARITY_ACTIVE_LOW,
  421. .irq_type = SMSC911X_IRQ_TYPE_PUSH_PULL,
  422. };
  423. static struct platform_device armadillo5x0_smc911x_device = {
  424. .name = "smsc911x",
  425. .id = -1,
  426. .num_resources = ARRAY_SIZE(armadillo5x0_smc911x_resources),
  427. .resource = armadillo5x0_smc911x_resources,
  428. .dev = {
  429. .platform_data = &smsc911x_info,
  430. },
  431. };
  432. /* UART device data */
  433. static const struct imxuart_platform_data uart_pdata __initconst = {
  434. .flags = IMXUART_HAVE_RTSCTS,
  435. };
  436. static struct platform_device *devices[] __initdata = {
  437. &armadillo5x0_smc911x_device,
  438. &armadillo5x0_button_device,
  439. };
  440. /*
  441. * Perform board specific initializations
  442. */
  443. static void __init armadillo5x0_init(void)
  444. {
  445. mxc_iomux_setup_multiple_pins(armadillo5x0_pins,
  446. ARRAY_SIZE(armadillo5x0_pins), "armadillo5x0");
  447. platform_add_devices(devices, ARRAY_SIZE(devices));
  448. imx31_add_imx_i2c1(NULL);
  449. /* Register UART */
  450. imx31_add_imx_uart0(&uart_pdata);
  451. imx31_add_imx_uart1(&uart_pdata);
  452. /* SMSC9118 IRQ pin */
  453. gpio_direction_input(MX31_PIN_GPIO1_0);
  454. /* Register SDHC */
  455. imx31_add_mxc_mmc(0, &sdhc_pdata);
  456. /* Register FB */
  457. mxc_register_device(&mx3_ipu, &mx3_ipu_data);
  458. mxc_register_device(&mx3_fb, &mx3fb_pdata);
  459. /* Register NOR Flash */
  460. mxc_register_device(&armadillo5x0_nor_flash,
  461. &armadillo5x0_nor_flash_pdata);
  462. /* Register NAND Flash */
  463. imx31_add_mxc_nand(&armadillo5x0_nand_board_info);
  464. /* set NAND page size to 2k if not configured via boot mode pins */
  465. __raw_writel(__raw_readl(MXC_CCM_RCSR) | (1 << 30), MXC_CCM_RCSR);
  466. /* RTC */
  467. /* Get RTC IRQ and register the chip */
  468. if (gpio_request(ARMADILLO5X0_RTC_GPIO, "rtc") == 0) {
  469. if (gpio_direction_input(ARMADILLO5X0_RTC_GPIO) == 0)
  470. armadillo5x0_i2c_rtc.irq = gpio_to_irq(ARMADILLO5X0_RTC_GPIO);
  471. else
  472. gpio_free(ARMADILLO5X0_RTC_GPIO);
  473. }
  474. if (armadillo5x0_i2c_rtc.irq == 0)
  475. pr_warning("armadillo5x0_init: failed to get RTC IRQ\n");
  476. i2c_register_board_info(1, &armadillo5x0_i2c_rtc, 1);
  477. /* USB */
  478. #if defined(CONFIG_USB_ULPI)
  479. usbotg_pdata.otg = otg_ulpi_create(&mxc_ulpi_access_ops,
  480. ULPI_OTG_DRVVBUS | ULPI_OTG_DRVVBUS_EXT);
  481. usbh2_pdata.otg = otg_ulpi_create(&mxc_ulpi_access_ops,
  482. ULPI_OTG_DRVVBUS | ULPI_OTG_DRVVBUS_EXT);
  483. mxc_register_device(&mxc_otg_host, &usbotg_pdata);
  484. mxc_register_device(&mxc_usbh2, &usbh2_pdata);
  485. #endif
  486. }
  487. static void __init armadillo5x0_timer_init(void)
  488. {
  489. mx31_clocks_init(26000000);
  490. }
  491. static struct sys_timer armadillo5x0_timer = {
  492. .init = armadillo5x0_timer_init,
  493. };
  494. MACHINE_START(ARMADILLO5X0, "Armadillo-500")
  495. /* Maintainer: Alberto Panizzo */
  496. .boot_params = MX3x_PHYS_OFFSET + 0x100,
  497. .map_io = mx31_map_io,
  498. .init_irq = mx31_init_irq,
  499. .timer = &armadillo5x0_timer,
  500. .init_machine = armadillo5x0_init,
  501. MACHINE_END