clockdomain2xxx_3xxx.c 4.4 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165
  1. /*
  2. * OMAP2 and OMAP3 clockdomain control
  3. *
  4. * Copyright (C) 2008-2010 Texas Instruments, Inc.
  5. * Copyright (C) 2008-2010 Nokia Corporation
  6. *
  7. * Derived from mach-omap2/clockdomain.c written by Paul Walmsley
  8. * Rajendra Nayak <rnayak@ti.com>
  9. *
  10. * This program is free software; you can redistribute it and/or modify
  11. * it under the terms of the GNU General Public License version 2 as
  12. * published by the Free Software Foundation.
  13. */
  14. #include <linux/types.h>
  15. #include <plat/prcm.h>
  16. #include "prm.h"
  17. #include "prm2xxx_3xxx.h"
  18. #include "cm.h"
  19. #include "cm2xxx_3xxx.h"
  20. #include "cm-regbits-24xx.h"
  21. #include "cm-regbits-34xx.h"
  22. #include "prm-regbits-24xx.h"
  23. #include "clockdomain.h"
  24. static int omap2_clkdm_add_wkdep(struct clockdomain *clkdm1,
  25. struct clockdomain *clkdm2)
  26. {
  27. omap2_prm_set_mod_reg_bits((1 << clkdm2->dep_bit),
  28. clkdm1->pwrdm.ptr->prcm_offs, PM_WKDEP);
  29. return 0;
  30. }
  31. static int omap2_clkdm_del_wkdep(struct clockdomain *clkdm1,
  32. struct clockdomain *clkdm2)
  33. {
  34. omap2_prm_clear_mod_reg_bits((1 << clkdm2->dep_bit),
  35. clkdm1->pwrdm.ptr->prcm_offs, PM_WKDEP);
  36. return 0;
  37. }
  38. static int omap2_clkdm_read_wkdep(struct clockdomain *clkdm1,
  39. struct clockdomain *clkdm2)
  40. {
  41. return omap2_prm_read_mod_bits_shift(clkdm1->pwrdm.ptr->prcm_offs,
  42. PM_WKDEP, (1 << clkdm2->dep_bit));
  43. }
  44. static int omap2_clkdm_clear_all_wkdeps(struct clockdomain *clkdm)
  45. {
  46. struct clkdm_dep *cd;
  47. u32 mask = 0;
  48. for (cd = clkdm->wkdep_srcs; cd && cd->clkdm_name; cd++) {
  49. if (!omap_chip_is(cd->omap_chip))
  50. continue;
  51. if (!cd->clkdm)
  52. continue; /* only happens if data is erroneous */
  53. /* PRM accesses are slow, so minimize them */
  54. mask |= 1 << cd->clkdm->dep_bit;
  55. atomic_set(&cd->wkdep_usecount, 0);
  56. }
  57. omap2_prm_clear_mod_reg_bits(mask, clkdm->pwrdm.ptr->prcm_offs,
  58. PM_WKDEP);
  59. return 0;
  60. }
  61. static int omap3_clkdm_add_sleepdep(struct clockdomain *clkdm1,
  62. struct clockdomain *clkdm2)
  63. {
  64. omap2_cm_set_mod_reg_bits((1 << clkdm2->dep_bit),
  65. clkdm1->pwrdm.ptr->prcm_offs,
  66. OMAP3430_CM_SLEEPDEP);
  67. return 0;
  68. }
  69. static int omap3_clkdm_del_sleepdep(struct clockdomain *clkdm1,
  70. struct clockdomain *clkdm2)
  71. {
  72. omap2_cm_clear_mod_reg_bits((1 << clkdm2->dep_bit),
  73. clkdm1->pwrdm.ptr->prcm_offs,
  74. OMAP3430_CM_SLEEPDEP);
  75. return 0;
  76. }
  77. static int omap3_clkdm_read_sleepdep(struct clockdomain *clkdm1,
  78. struct clockdomain *clkdm2)
  79. {
  80. return omap2_prm_read_mod_bits_shift(clkdm1->pwrdm.ptr->prcm_offs,
  81. OMAP3430_CM_SLEEPDEP, (1 << clkdm2->dep_bit));
  82. }
  83. static int omap3_clkdm_clear_all_sleepdeps(struct clockdomain *clkdm)
  84. {
  85. struct clkdm_dep *cd;
  86. u32 mask = 0;
  87. for (cd = clkdm->sleepdep_srcs; cd && cd->clkdm_name; cd++) {
  88. if (!omap_chip_is(cd->omap_chip))
  89. continue;
  90. if (!cd->clkdm)
  91. continue; /* only happens if data is erroneous */
  92. /* PRM accesses are slow, so minimize them */
  93. mask |= 1 << cd->clkdm->dep_bit;
  94. atomic_set(&cd->sleepdep_usecount, 0);
  95. }
  96. omap2_prm_clear_mod_reg_bits(mask, clkdm->pwrdm.ptr->prcm_offs,
  97. OMAP3430_CM_SLEEPDEP);
  98. return 0;
  99. }
  100. static int omap2_clkdm_sleep(struct clockdomain *clkdm)
  101. {
  102. omap2_cm_set_mod_reg_bits(OMAP24XX_FORCESTATE_MASK,
  103. clkdm->pwrdm.ptr->prcm_offs,
  104. OMAP2_PM_PWSTCTRL);
  105. return 0;
  106. }
  107. static int omap2_clkdm_wakeup(struct clockdomain *clkdm)
  108. {
  109. omap2_cm_clear_mod_reg_bits(OMAP24XX_FORCESTATE_MASK,
  110. clkdm->pwrdm.ptr->prcm_offs,
  111. OMAP2_PM_PWSTCTRL);
  112. return 0;
  113. }
  114. static int omap3_clkdm_sleep(struct clockdomain *clkdm)
  115. {
  116. omap3xxx_cm_clkdm_force_sleep(clkdm->pwrdm.ptr->prcm_offs,
  117. clkdm->clktrctrl_mask);
  118. return 0;
  119. }
  120. static int omap3_clkdm_wakeup(struct clockdomain *clkdm)
  121. {
  122. omap3xxx_cm_clkdm_force_wakeup(clkdm->pwrdm.ptr->prcm_offs,
  123. clkdm->clktrctrl_mask);
  124. return 0;
  125. }
  126. struct clkdm_ops omap2_clkdm_operations = {
  127. .clkdm_add_wkdep = omap2_clkdm_add_wkdep,
  128. .clkdm_del_wkdep = omap2_clkdm_del_wkdep,
  129. .clkdm_read_wkdep = omap2_clkdm_read_wkdep,
  130. .clkdm_clear_all_wkdeps = omap2_clkdm_clear_all_wkdeps,
  131. .clkdm_sleep = omap2_clkdm_sleep,
  132. .clkdm_wakeup = omap2_clkdm_wakeup,
  133. };
  134. struct clkdm_ops omap3_clkdm_operations = {
  135. .clkdm_add_wkdep = omap2_clkdm_add_wkdep,
  136. .clkdm_del_wkdep = omap2_clkdm_del_wkdep,
  137. .clkdm_read_wkdep = omap2_clkdm_read_wkdep,
  138. .clkdm_clear_all_wkdeps = omap2_clkdm_clear_all_wkdeps,
  139. .clkdm_add_sleepdep = omap3_clkdm_add_sleepdep,
  140. .clkdm_del_sleepdep = omap3_clkdm_del_sleepdep,
  141. .clkdm_read_sleepdep = omap3_clkdm_read_sleepdep,
  142. .clkdm_clear_all_sleepdeps = omap3_clkdm_clear_all_sleepdeps,
  143. .clkdm_sleep = omap3_clkdm_sleep,
  144. .clkdm_wakeup = omap3_clkdm_wakeup,
  145. };