prima2-cb.dts 8.6 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313314315316317318319320321322323324325326327328329330331332333334335336337338339340341342343344345346347348349350351352353354355356357358359360361362363364365366367368369370371372373374375376377378379380381382383384385386387388389390391392393394395396397398399400401402403404405406407408409410411412413414415416417418419420421
  1. /dts-v1/;
  2. / {
  3. model = "SiRF Prima2 eVB";
  4. compatible = "sirf,prima2-cb", "sirf,prima2";
  5. #address-cells = <1>;
  6. #size-cells = <1>;
  7. interrupt-parent = <&intc>;
  8. memory {
  9. reg = <0x00000000 0x20000000>;
  10. };
  11. chosen {
  12. bootargs = "mem=512M real_root=/dev/mmcblk0p2 console=ttyS0 panel=1 bootsplash=true bpp=16 androidboot.console=ttyS1";
  13. linux,stdout-path = &uart1;
  14. };
  15. cpus {
  16. #address-cells = <1>;
  17. #size-cells = <0>;
  18. cpu@0 {
  19. reg = <0x0>;
  20. d-cache-line-size = <32>;
  21. i-cache-line-size = <32>;
  22. d-cache-size = <32768>;
  23. i-cache-size = <32768>;
  24. /* from bootloader */
  25. timebase-frequency = <0>;
  26. bus-frequency = <0>;
  27. clock-frequency = <0>;
  28. };
  29. };
  30. axi {
  31. compatible = "simple-bus";
  32. #address-cells = <1>;
  33. #size-cells = <1>;
  34. ranges = <0x40000000 0x40000000 0x80000000>;
  35. l2-cache-controller@80040000 {
  36. compatible = "arm,pl310-cache";
  37. reg = <0x80040000 0x1000>;
  38. interrupts = <59>;
  39. };
  40. intc: interrupt-controller@80020000 {
  41. #interrupt-cells = <1>;
  42. interrupt-controller;
  43. compatible = "sirf,prima2-intc";
  44. reg = <0x80020000 0x1000>;
  45. };
  46. sys-iobg {
  47. compatible = "simple-bus";
  48. #address-cells = <1>;
  49. #size-cells = <1>;
  50. ranges = <0x88000000 0x88000000 0x40000>;
  51. clock-controller@88000000 {
  52. compatible = "sirf,prima2-clkc";
  53. reg = <0x88000000 0x1000>;
  54. interrupts = <3>;
  55. };
  56. reset-controller@88010000 {
  57. compatible = "sirf,prima2-rstc";
  58. reg = <0x88010000 0x1000>;
  59. };
  60. rsc-controller@88020000 {
  61. compatible = "sirf,prima2-rsc";
  62. reg = <0x88020000 0x1000>;
  63. };
  64. };
  65. mem-iobg {
  66. compatible = "simple-bus";
  67. #address-cells = <1>;
  68. #size-cells = <1>;
  69. ranges = <0x90000000 0x90000000 0x10000>;
  70. memory-controller@90000000 {
  71. compatible = "sirf,prima2-memc";
  72. reg = <0x90000000 0x10000>;
  73. interrupts = <27>;
  74. };
  75. };
  76. disp-iobg {
  77. compatible = "simple-bus";
  78. #address-cells = <1>;
  79. #size-cells = <1>;
  80. ranges = <0x90010000 0x90010000 0x30000>;
  81. display@90010000 {
  82. compatible = "sirf,prima2-lcd";
  83. reg = <0x90010000 0x20000>;
  84. interrupts = <30>;
  85. };
  86. vpp@90020000 {
  87. compatible = "sirf,prima2-vpp";
  88. reg = <0x90020000 0x10000>;
  89. interrupts = <31>;
  90. };
  91. };
  92. graphics-iobg {
  93. compatible = "simple-bus";
  94. #address-cells = <1>;
  95. #size-cells = <1>;
  96. ranges = <0x98000000 0x98000000 0x8000000>;
  97. graphics@98000000 {
  98. compatible = "powervr,sgx531";
  99. reg = <0x98000000 0x8000000>;
  100. interrupts = <6>;
  101. };
  102. };
  103. multimedia-iobg {
  104. compatible = "simple-bus";
  105. #address-cells = <1>;
  106. #size-cells = <1>;
  107. ranges = <0xa0000000 0xa0000000 0x8000000>;
  108. multimedia@a0000000 {
  109. compatible = "sirf,prima2-video-codec";
  110. reg = <0xa0000000 0x8000000>;
  111. interrupts = <5>;
  112. };
  113. };
  114. dsp-iobg {
  115. compatible = "simple-bus";
  116. #address-cells = <1>;
  117. #size-cells = <1>;
  118. ranges = <0xa8000000 0xa8000000 0x2000000>;
  119. dspif@a8000000 {
  120. compatible = "sirf,prima2-dspif";
  121. reg = <0xa8000000 0x10000>;
  122. interrupts = <9>;
  123. };
  124. gps@a8010000 {
  125. compatible = "sirf,prima2-gps";
  126. reg = <0xa8010000 0x10000>;
  127. interrupts = <7>;
  128. };
  129. dsp@a9000000 {
  130. compatible = "sirf,prima2-dsp";
  131. reg = <0xa9000000 0x1000000>;
  132. interrupts = <8>;
  133. };
  134. };
  135. peri-iobg {
  136. compatible = "simple-bus";
  137. #address-cells = <1>;
  138. #size-cells = <1>;
  139. ranges = <0xb0000000 0xb0000000 0x180000>;
  140. timer@b0020000 {
  141. compatible = "sirf,prima2-tick";
  142. reg = <0xb0020000 0x1000>;
  143. interrupts = <0>;
  144. };
  145. nand@b0030000 {
  146. compatible = "sirf,prima2-nand";
  147. reg = <0xb0030000 0x10000>;
  148. interrupts = <41>;
  149. };
  150. audio@b0040000 {
  151. compatible = "sirf,prima2-audio";
  152. reg = <0xb0040000 0x10000>;
  153. interrupts = <35>;
  154. };
  155. uart0: uart@b0050000 {
  156. cell-index = <0>;
  157. compatible = "sirf,prima2-uart";
  158. reg = <0xb0050000 0x10000>;
  159. interrupts = <17>;
  160. };
  161. uart1: uart@b0060000 {
  162. cell-index = <1>;
  163. compatible = "sirf,prima2-uart";
  164. reg = <0xb0060000 0x10000>;
  165. interrupts = <18>;
  166. };
  167. uart2: uart@b0070000 {
  168. cell-index = <2>;
  169. compatible = "sirf,prima2-uart";
  170. reg = <0xb0070000 0x10000>;
  171. interrupts = <19>;
  172. };
  173. usp0: usp@b0080000 {
  174. cell-index = <0>;
  175. compatible = "sirf,prima2-usp";
  176. reg = <0xb0080000 0x10000>;
  177. interrupts = <20>;
  178. };
  179. usp1: usp@b0090000 {
  180. cell-index = <1>;
  181. compatible = "sirf,prima2-usp";
  182. reg = <0xb0090000 0x10000>;
  183. interrupts = <21>;
  184. };
  185. usp2: usp@b00a0000 {
  186. cell-index = <2>;
  187. compatible = "sirf,prima2-usp";
  188. reg = <0xb00a0000 0x10000>;
  189. interrupts = <22>;
  190. };
  191. dmac0: dma-controller@b00b0000 {
  192. cell-index = <0>;
  193. compatible = "sirf,prima2-dmac";
  194. reg = <0xb00b0000 0x10000>;
  195. interrupts = <12>;
  196. };
  197. dmac1: dma-controller@b0160000 {
  198. cell-index = <1>;
  199. compatible = "sirf,prima2-dmac";
  200. reg = <0xb0160000 0x10000>;
  201. interrupts = <13>;
  202. };
  203. vip@b00C0000 {
  204. compatible = "sirf,prima2-vip";
  205. reg = <0xb00C0000 0x10000>;
  206. };
  207. spi0: spi@b00d0000 {
  208. cell-index = <0>;
  209. compatible = "sirf,prima2-spi";
  210. reg = <0xb00d0000 0x10000>;
  211. interrupts = <15>;
  212. };
  213. spi1: spi@b0170000 {
  214. cell-index = <1>;
  215. compatible = "sirf,prima2-spi";
  216. reg = <0xb0170000 0x10000>;
  217. interrupts = <16>;
  218. };
  219. i2c0: i2c@b00e0000 {
  220. cell-index = <0>;
  221. compatible = "sirf,prima2-i2c";
  222. reg = <0xb00e0000 0x10000>;
  223. interrupts = <24>;
  224. };
  225. i2c1: i2c@b00f0000 {
  226. cell-index = <1>;
  227. compatible = "sirf,prima2-i2c";
  228. reg = <0xb00f0000 0x10000>;
  229. interrupts = <25>;
  230. };
  231. tsc@b0110000 {
  232. compatible = "sirf,prima2-tsc";
  233. reg = <0xb0110000 0x10000>;
  234. interrupts = <33>;
  235. };
  236. gpio: gpio-controller@b0120000 {
  237. #gpio-cells = <2>;
  238. #interrupt-cells = <2>;
  239. compatible = "sirf,prima2-gpio-pinmux";
  240. reg = <0xb0120000 0x10000>;
  241. gpio-controller;
  242. interrupt-controller;
  243. };
  244. pwm@b0130000 {
  245. compatible = "sirf,prima2-pwm";
  246. reg = <0xb0130000 0x10000>;
  247. };
  248. efusesys@b0140000 {
  249. compatible = "sirf,prima2-efuse";
  250. reg = <0xb0140000 0x10000>;
  251. };
  252. pulsec@b0150000 {
  253. compatible = "sirf,prima2-pulsec";
  254. reg = <0xb0150000 0x10000>;
  255. interrupts = <48>;
  256. };
  257. pci-iobg {
  258. compatible = "sirf,prima2-pciiobg", "simple-bus";
  259. #address-cells = <1>;
  260. #size-cells = <1>;
  261. ranges = <0x56000000 0x56000000 0x1b00000>;
  262. sd0: sdhci@56000000 {
  263. cell-index = <0>;
  264. compatible = "sirf,prima2-sdhc";
  265. reg = <0x56000000 0x100000>;
  266. interrupts = <38>;
  267. };
  268. sd1: sdhci@56100000 {
  269. cell-index = <1>;
  270. compatible = "sirf,prima2-sdhc";
  271. reg = <0x56100000 0x100000>;
  272. interrupts = <38>;
  273. };
  274. sd2: sdhci@56200000 {
  275. cell-index = <2>;
  276. compatible = "sirf,prima2-sdhc";
  277. reg = <0x56200000 0x100000>;
  278. interrupts = <23>;
  279. };
  280. sd3: sdhci@56300000 {
  281. cell-index = <3>;
  282. compatible = "sirf,prima2-sdhc";
  283. reg = <0x56300000 0x100000>;
  284. interrupts = <23>;
  285. };
  286. sd4: sdhci@56400000 {
  287. cell-index = <4>;
  288. compatible = "sirf,prima2-sdhc";
  289. reg = <0x56400000 0x100000>;
  290. interrupts = <39>;
  291. };
  292. sd5: sdhci@56500000 {
  293. cell-index = <5>;
  294. compatible = "sirf,prima2-sdhc";
  295. reg = <0x56500000 0x100000>;
  296. interrupts = <39>;
  297. };
  298. pci-copy@57900000 {
  299. compatible = "sirf,prima2-pcicp";
  300. reg = <0x57900000 0x100000>;
  301. interrupts = <40>;
  302. };
  303. rom-interface@57a00000 {
  304. compatible = "sirf,prima2-romif";
  305. reg = <0x57a00000 0x100000>;
  306. };
  307. };
  308. };
  309. rtc-iobg {
  310. compatible = "sirf,prima2-rtciobg", "sirf-prima2-rtciobg-bus";
  311. #address-cells = <1>;
  312. #size-cells = <1>;
  313. reg = <0x80030000 0x10000>;
  314. gpsrtc@1000 {
  315. compatible = "sirf,prima2-gpsrtc";
  316. reg = <0x1000 0x1000>;
  317. interrupts = <55 56 57>;
  318. };
  319. sysrtc@2000 {
  320. compatible = "sirf,prima2-sysrtc";
  321. reg = <0x2000 0x1000>;
  322. interrupts = <52 53 54>;
  323. };
  324. pwrc@3000 {
  325. compatible = "sirf,prima2-pwrc";
  326. reg = <0x3000 0x1000>;
  327. interrupts = <32>;
  328. };
  329. };
  330. uus-iobg {
  331. compatible = "simple-bus";
  332. #address-cells = <1>;
  333. #size-cells = <1>;
  334. ranges = <0xb8000000 0xb8000000 0x40000>;
  335. usb0: usb@b00e0000 {
  336. compatible = "chipidea,ci13611a-prima2";
  337. reg = <0xb8000000 0x10000>;
  338. interrupts = <10>;
  339. };
  340. usb1: usb@b00f0000 {
  341. compatible = "chipidea,ci13611a-prima2";
  342. reg = <0xb8010000 0x10000>;
  343. interrupts = <11>;
  344. };
  345. sata@b00f0000 {
  346. compatible = "synopsys,dwc-ahsata";
  347. reg = <0xb8020000 0x10000>;
  348. interrupts = <37>;
  349. };
  350. security@b00f0000 {
  351. compatible = "sirf,prima2-security";
  352. reg = <0xb8030000 0x10000>;
  353. interrupts = <42>;
  354. };
  355. };
  356. };
  357. };