patch_intelhdmi.c 21 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313314315316317318319320321322323324325326327328329330331332333334335336337338339340341342343344345346347348349350351352353354355356357358359360361362363364365366367368369370371372373374375376377378379380381382383384385386387388389390391392393394395396397398399400401402403404405406407408409410411412413414415416417418419420421422423424425426427428429430431432433434435436437438439440441442443444445446447448449450451452453454455456457458459460461462463464465466467468469470471472473474475476477478479480481482483484485486487488489490491492493494495496497498499500501502503504505506507508509510511512513514515516517518519520521522523524525526527528529530531532533534535536537538539540541542543544545546547548549550551552553554555556557558559560561562563564565566567568569570571572573574575576577578579580581582583584585586587588589590591592593594595596597598599600601602603604605606607608609610611612613614615616617618619620621622623624625626627628629630631632633634635636637638639640641642643644645646647648649650651652653654655656657658659660661662663664665666667668669670671672673674675676677678679680681682683684685686687688689690691692693694695696697698699700701702703704705706707708709710711712713714715716717718719720721722723724725726
  1. /*
  2. *
  3. * patch_intelhdmi.c - Patch for Intel HDMI codecs
  4. *
  5. * Copyright(c) 2008 Intel Corporation. All rights reserved.
  6. *
  7. * Authors:
  8. * Jiang Zhe <zhe.jiang@intel.com>
  9. * Wu Fengguang <wfg@linux.intel.com>
  10. *
  11. * Maintained by:
  12. * Wu Fengguang <wfg@linux.intel.com>
  13. *
  14. * This program is free software; you can redistribute it and/or modify it
  15. * under the terms of the GNU General Public License as published by the Free
  16. * Software Foundation; either version 2 of the License, or (at your option)
  17. * any later version.
  18. *
  19. * This program is distributed in the hope that it will be useful, but
  20. * WITHOUT ANY WARRANTY; without even the implied warranty of MERCHANTABILITY
  21. * or FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License
  22. * for more details.
  23. *
  24. * You should have received a copy of the GNU General Public License
  25. * along with this program; if not, write to the Free Software Foundation,
  26. * Inc., 59 Temple Place - Suite 330, Boston, MA 02111-1307, USA.
  27. */
  28. #include <linux/init.h>
  29. #include <linux/delay.h>
  30. #include <linux/slab.h>
  31. #include <sound/core.h>
  32. #include "hda_codec.h"
  33. #include "hda_local.h"
  34. static hda_nid_t cvt_nid; /* audio converter */
  35. static hda_nid_t pin_nid; /* HDMI output pin */
  36. #define INTEL_HDMI_EVENT_TAG 0x08
  37. struct intel_hdmi_spec {
  38. struct hda_multi_out multiout;
  39. struct hda_pcm pcm_rec;
  40. struct hdmi_eld sink_eld;
  41. };
  42. struct hdmi_audio_infoframe {
  43. u8 type; /* 0x84 */
  44. u8 ver; /* 0x01 */
  45. u8 len; /* 0x0a */
  46. u8 checksum; /* PB0 */
  47. u8 CC02_CT47; /* CC in bits 0:2, CT in 4:7 */
  48. u8 SS01_SF24;
  49. u8 CXT04;
  50. u8 CA;
  51. u8 LFEPBL01_LSV36_DM_INH7;
  52. u8 reserved[5]; /* PB6 - PB10 */
  53. };
  54. /*
  55. * CEA speaker placement:
  56. *
  57. * FLH FCH FRH
  58. * FLW FL FLC FC FRC FR FRW
  59. *
  60. * LFE
  61. * TC
  62. *
  63. * RL RLC RC RRC RR
  64. *
  65. * The Left/Right Surround channel _notions_ LS/RS in SMPTE 320M corresponds to
  66. * CEA RL/RR; The SMPTE channel _assignment_ C/LFE is swapped to CEA LFE/FC.
  67. */
  68. enum cea_speaker_placement {
  69. FL = (1 << 0), /* Front Left */
  70. FC = (1 << 1), /* Front Center */
  71. FR = (1 << 2), /* Front Right */
  72. FLC = (1 << 3), /* Front Left Center */
  73. FRC = (1 << 4), /* Front Right Center */
  74. RL = (1 << 5), /* Rear Left */
  75. RC = (1 << 6), /* Rear Center */
  76. RR = (1 << 7), /* Rear Right */
  77. RLC = (1 << 8), /* Rear Left Center */
  78. RRC = (1 << 9), /* Rear Right Center */
  79. LFE = (1 << 10), /* Low Frequency Effect */
  80. FLW = (1 << 11), /* Front Left Wide */
  81. FRW = (1 << 12), /* Front Right Wide */
  82. FLH = (1 << 13), /* Front Left High */
  83. FCH = (1 << 14), /* Front Center High */
  84. FRH = (1 << 15), /* Front Right High */
  85. TC = (1 << 16), /* Top Center */
  86. };
  87. /*
  88. * ELD SA bits in the CEA Speaker Allocation data block
  89. */
  90. static int eld_speaker_allocation_bits[] = {
  91. [0] = FL | FR,
  92. [1] = LFE,
  93. [2] = FC,
  94. [3] = RL | RR,
  95. [4] = RC,
  96. [5] = FLC | FRC,
  97. [6] = RLC | RRC,
  98. /* the following are not defined in ELD yet */
  99. [7] = FLW | FRW,
  100. [8] = FLH | FRH,
  101. [9] = TC,
  102. [10] = FCH,
  103. };
  104. struct cea_channel_speaker_allocation {
  105. int ca_index;
  106. int speakers[8];
  107. /* derived values, just for convenience */
  108. int channels;
  109. int spk_mask;
  110. };
  111. /*
  112. * This is an ordered list!
  113. *
  114. * The preceding ones have better chances to be selected by
  115. * hdmi_setup_channel_allocation().
  116. */
  117. static struct cea_channel_speaker_allocation channel_allocations[] = {
  118. /* channel: 8 7 6 5 4 3 2 1 */
  119. { .ca_index = 0x00, .speakers = { 0, 0, 0, 0, 0, 0, FR, FL } },
  120. /* 2.1 */
  121. { .ca_index = 0x01, .speakers = { 0, 0, 0, 0, 0, LFE, FR, FL } },
  122. /* Dolby Surround */
  123. { .ca_index = 0x02, .speakers = { 0, 0, 0, 0, FC, 0, FR, FL } },
  124. { .ca_index = 0x03, .speakers = { 0, 0, 0, 0, FC, LFE, FR, FL } },
  125. { .ca_index = 0x04, .speakers = { 0, 0, 0, RC, 0, 0, FR, FL } },
  126. { .ca_index = 0x05, .speakers = { 0, 0, 0, RC, 0, LFE, FR, FL } },
  127. { .ca_index = 0x06, .speakers = { 0, 0, 0, RC, FC, 0, FR, FL } },
  128. { .ca_index = 0x07, .speakers = { 0, 0, 0, RC, FC, LFE, FR, FL } },
  129. { .ca_index = 0x08, .speakers = { 0, 0, RR, RL, 0, 0, FR, FL } },
  130. { .ca_index = 0x09, .speakers = { 0, 0, RR, RL, 0, LFE, FR, FL } },
  131. { .ca_index = 0x0a, .speakers = { 0, 0, RR, RL, FC, 0, FR, FL } },
  132. /* 5.1 */
  133. { .ca_index = 0x0b, .speakers = { 0, 0, RR, RL, FC, LFE, FR, FL } },
  134. { .ca_index = 0x0c, .speakers = { 0, RC, RR, RL, 0, 0, FR, FL } },
  135. { .ca_index = 0x0d, .speakers = { 0, RC, RR, RL, 0, LFE, FR, FL } },
  136. { .ca_index = 0x0e, .speakers = { 0, RC, RR, RL, FC, 0, FR, FL } },
  137. /* 6.1 */
  138. { .ca_index = 0x0f, .speakers = { 0, RC, RR, RL, FC, LFE, FR, FL } },
  139. { .ca_index = 0x10, .speakers = { RRC, RLC, RR, RL, 0, 0, FR, FL } },
  140. { .ca_index = 0x11, .speakers = { RRC, RLC, RR, RL, 0, LFE, FR, FL } },
  141. { .ca_index = 0x12, .speakers = { RRC, RLC, RR, RL, FC, 0, FR, FL } },
  142. /* 7.1 */
  143. { .ca_index = 0x13, .speakers = { RRC, RLC, RR, RL, FC, LFE, FR, FL } },
  144. { .ca_index = 0x14, .speakers = { FRC, FLC, 0, 0, 0, 0, FR, FL } },
  145. { .ca_index = 0x15, .speakers = { FRC, FLC, 0, 0, 0, LFE, FR, FL } },
  146. { .ca_index = 0x16, .speakers = { FRC, FLC, 0, 0, FC, 0, FR, FL } },
  147. { .ca_index = 0x17, .speakers = { FRC, FLC, 0, 0, FC, LFE, FR, FL } },
  148. { .ca_index = 0x18, .speakers = { FRC, FLC, 0, RC, 0, 0, FR, FL } },
  149. { .ca_index = 0x19, .speakers = { FRC, FLC, 0, RC, 0, LFE, FR, FL } },
  150. { .ca_index = 0x1a, .speakers = { FRC, FLC, 0, RC, FC, 0, FR, FL } },
  151. { .ca_index = 0x1b, .speakers = { FRC, FLC, 0, RC, FC, LFE, FR, FL } },
  152. { .ca_index = 0x1c, .speakers = { FRC, FLC, RR, RL, 0, 0, FR, FL } },
  153. { .ca_index = 0x1d, .speakers = { FRC, FLC, RR, RL, 0, LFE, FR, FL } },
  154. { .ca_index = 0x1e, .speakers = { FRC, FLC, RR, RL, FC, 0, FR, FL } },
  155. { .ca_index = 0x1f, .speakers = { FRC, FLC, RR, RL, FC, LFE, FR, FL } },
  156. { .ca_index = 0x20, .speakers = { 0, FCH, RR, RL, FC, 0, FR, FL } },
  157. { .ca_index = 0x21, .speakers = { 0, FCH, RR, RL, FC, LFE, FR, FL } },
  158. { .ca_index = 0x22, .speakers = { TC, 0, RR, RL, FC, 0, FR, FL } },
  159. { .ca_index = 0x23, .speakers = { TC, 0, RR, RL, FC, LFE, FR, FL } },
  160. { .ca_index = 0x24, .speakers = { FRH, FLH, RR, RL, 0, 0, FR, FL } },
  161. { .ca_index = 0x25, .speakers = { FRH, FLH, RR, RL, 0, LFE, FR, FL } },
  162. { .ca_index = 0x26, .speakers = { FRW, FLW, RR, RL, 0, 0, FR, FL } },
  163. { .ca_index = 0x27, .speakers = { FRW, FLW, RR, RL, 0, LFE, FR, FL } },
  164. { .ca_index = 0x28, .speakers = { TC, RC, RR, RL, FC, 0, FR, FL } },
  165. { .ca_index = 0x29, .speakers = { TC, RC, RR, RL, FC, LFE, FR, FL } },
  166. { .ca_index = 0x2a, .speakers = { FCH, RC, RR, RL, FC, 0, FR, FL } },
  167. { .ca_index = 0x2b, .speakers = { FCH, RC, RR, RL, FC, LFE, FR, FL } },
  168. { .ca_index = 0x2c, .speakers = { TC, FCH, RR, RL, FC, 0, FR, FL } },
  169. { .ca_index = 0x2d, .speakers = { TC, FCH, RR, RL, FC, LFE, FR, FL } },
  170. { .ca_index = 0x2e, .speakers = { FRH, FLH, RR, RL, FC, 0, FR, FL } },
  171. { .ca_index = 0x2f, .speakers = { FRH, FLH, RR, RL, FC, LFE, FR, FL } },
  172. { .ca_index = 0x30, .speakers = { FRW, FLW, RR, RL, FC, 0, FR, FL } },
  173. { .ca_index = 0x31, .speakers = { FRW, FLW, RR, RL, FC, LFE, FR, FL } },
  174. };
  175. /*
  176. * HDMI routines
  177. */
  178. #ifdef BE_PARANOID
  179. static void hdmi_get_dip_index(struct hda_codec *codec, hda_nid_t pin_nid,
  180. int *packet_index, int *byte_index)
  181. {
  182. int val;
  183. val = snd_hda_codec_read(codec, pin_nid, 0,
  184. AC_VERB_GET_HDMI_DIP_INDEX, 0);
  185. *packet_index = val >> 5;
  186. *byte_index = val & 0x1f;
  187. }
  188. #endif
  189. static void hdmi_set_dip_index(struct hda_codec *codec, hda_nid_t pin_nid,
  190. int packet_index, int byte_index)
  191. {
  192. int val;
  193. val = (packet_index << 5) | (byte_index & 0x1f);
  194. snd_hda_codec_write(codec, pin_nid, 0, AC_VERB_SET_HDMI_DIP_INDEX, val);
  195. }
  196. static void hdmi_write_dip_byte(struct hda_codec *codec, hda_nid_t pin_nid,
  197. unsigned char val)
  198. {
  199. snd_hda_codec_write(codec, pin_nid, 0, AC_VERB_SET_HDMI_DIP_DATA, val);
  200. }
  201. static void hdmi_enable_output(struct hda_codec *codec, hda_nid_t pin_nid)
  202. {
  203. /* Unmute */
  204. if (get_wcaps(codec, pin_nid) & AC_WCAP_OUT_AMP)
  205. snd_hda_codec_write(codec, pin_nid, 0,
  206. AC_VERB_SET_AMP_GAIN_MUTE, AMP_OUT_UNMUTE);
  207. /* Enable pin out */
  208. snd_hda_codec_write(codec, pin_nid, 0,
  209. AC_VERB_SET_PIN_WIDGET_CONTROL, PIN_OUT);
  210. }
  211. /*
  212. * Enable Audio InfoFrame Transmission
  213. */
  214. static void hdmi_start_infoframe_trans(struct hda_codec *codec,
  215. hda_nid_t pin_nid)
  216. {
  217. hdmi_set_dip_index(codec, pin_nid, 0x0, 0x0);
  218. snd_hda_codec_write(codec, pin_nid, 0, AC_VERB_SET_HDMI_DIP_XMIT,
  219. AC_DIPXMIT_BEST);
  220. }
  221. /*
  222. * Disable Audio InfoFrame Transmission
  223. */
  224. static void hdmi_stop_infoframe_trans(struct hda_codec *codec,
  225. hda_nid_t pin_nid)
  226. {
  227. hdmi_set_dip_index(codec, pin_nid, 0x0, 0x0);
  228. snd_hda_codec_write(codec, pin_nid, 0, AC_VERB_SET_HDMI_DIP_XMIT,
  229. AC_DIPXMIT_DISABLE);
  230. }
  231. static int hdmi_get_channel_count(struct hda_codec *codec, hda_nid_t nid)
  232. {
  233. return 1 + snd_hda_codec_read(codec, nid, 0,
  234. AC_VERB_GET_CVT_CHAN_COUNT, 0);
  235. }
  236. static void hdmi_set_channel_count(struct hda_codec *codec,
  237. hda_nid_t nid, int chs)
  238. {
  239. snd_hda_codec_write(codec, nid, 0, AC_VERB_SET_CVT_CHAN_COUNT, chs - 1);
  240. #ifdef CONFIG_SND_DEBUG_VERBOSE
  241. if (chs != hdmi_get_channel_count(codec, nid))
  242. snd_printd(KERN_INFO "HDMI channel count: expect %d, get %d\n",
  243. chs, hdmi_get_channel_count(codec, nid));
  244. #endif
  245. }
  246. static void hdmi_debug_channel_mapping(struct hda_codec *codec, hda_nid_t nid)
  247. {
  248. #ifdef CONFIG_SND_DEBUG_VERBOSE
  249. int i;
  250. int slot;
  251. for (i = 0; i < 8; i++) {
  252. slot = snd_hda_codec_read(codec, nid, 0,
  253. AC_VERB_GET_HDMI_CHAN_SLOT, i);
  254. printk(KERN_DEBUG "HDMI: ASP channel %d => slot %d\n",
  255. slot >> 4, slot & 0x7);
  256. }
  257. #endif
  258. }
  259. static void hdmi_parse_eld(struct hda_codec *codec)
  260. {
  261. struct intel_hdmi_spec *spec = codec->spec;
  262. struct hdmi_eld *eld = &spec->sink_eld;
  263. if (!snd_hdmi_get_eld(eld, codec, pin_nid))
  264. snd_hdmi_show_eld(eld);
  265. }
  266. /*
  267. * Audio InfoFrame routines
  268. */
  269. static void hdmi_debug_dip_size(struct hda_codec *codec, hda_nid_t pin_nid)
  270. {
  271. #ifdef CONFIG_SND_DEBUG_VERBOSE
  272. int i;
  273. int size;
  274. size = snd_hdmi_get_eld_size(codec, pin_nid);
  275. printk(KERN_DEBUG "HDMI: ELD buf size is %d\n", size);
  276. for (i = 0; i < 8; i++) {
  277. size = snd_hda_codec_read(codec, pin_nid, 0,
  278. AC_VERB_GET_HDMI_DIP_SIZE, i);
  279. printk(KERN_DEBUG "HDMI: DIP GP[%d] buf size is %d\n", i, size);
  280. }
  281. #endif
  282. }
  283. static void hdmi_clear_dip_buffers(struct hda_codec *codec, hda_nid_t pin_nid)
  284. {
  285. #ifdef BE_PARANOID
  286. int i, j;
  287. int size;
  288. int pi, bi;
  289. for (i = 0; i < 8; i++) {
  290. size = snd_hda_codec_read(codec, pin_nid, 0,
  291. AC_VERB_GET_HDMI_DIP_SIZE, i);
  292. if (size == 0)
  293. continue;
  294. hdmi_set_dip_index(codec, pin_nid, i, 0x0);
  295. for (j = 1; j < 1000; j++) {
  296. hdmi_write_dip_byte(codec, pin_nid, 0x0);
  297. hdmi_get_dip_index(codec, pin_nid, &pi, &bi);
  298. if (pi != i)
  299. snd_printd(KERN_INFO "dip index %d: %d != %d\n",
  300. bi, pi, i);
  301. if (bi == 0) /* byte index wrapped around */
  302. break;
  303. }
  304. snd_printd(KERN_INFO
  305. "HDMI: DIP GP[%d] buf reported size=%d, written=%d\n",
  306. i, size, j);
  307. }
  308. #endif
  309. }
  310. static void hdmi_fill_audio_infoframe(struct hda_codec *codec,
  311. hda_nid_t pin_nid,
  312. struct hdmi_audio_infoframe *ai)
  313. {
  314. u8 *params = (u8 *)ai;
  315. u8 sum = 0;
  316. int i;
  317. hdmi_debug_dip_size(codec, pin_nid);
  318. hdmi_clear_dip_buffers(codec, pin_nid); /* be paranoid */
  319. for (i = 0; i < sizeof(ai); i++)
  320. sum += params[i];
  321. ai->checksum = - sum;
  322. hdmi_set_dip_index(codec, pin_nid, 0x0, 0x0);
  323. for (i = 0; i < sizeof(ai); i++)
  324. hdmi_write_dip_byte(codec, pin_nid, params[i]);
  325. }
  326. /*
  327. * Compute derived values in channel_allocations[].
  328. */
  329. static void init_channel_allocations(void)
  330. {
  331. int i, j;
  332. struct cea_channel_speaker_allocation *p;
  333. for (i = 0; i < ARRAY_SIZE(channel_allocations); i++) {
  334. p = channel_allocations + i;
  335. p->channels = 0;
  336. p->spk_mask = 0;
  337. for (j = 0; j < ARRAY_SIZE(p->speakers); j++)
  338. if (p->speakers[j]) {
  339. p->channels++;
  340. p->spk_mask |= p->speakers[j];
  341. }
  342. }
  343. }
  344. /*
  345. * The transformation takes two steps:
  346. *
  347. * eld->spk_alloc => (eld_speaker_allocation_bits[]) => spk_mask
  348. * spk_mask => (channel_allocations[]) => ai->CA
  349. *
  350. * TODO: it could select the wrong CA from multiple candidates.
  351. */
  352. static int hdmi_setup_channel_allocation(struct hda_codec *codec, hda_nid_t nid,
  353. struct hdmi_audio_infoframe *ai)
  354. {
  355. struct intel_hdmi_spec *spec = codec->spec;
  356. struct hdmi_eld *eld = &spec->sink_eld;
  357. int i;
  358. int spk_mask = 0;
  359. int channels = 1 + (ai->CC02_CT47 & 0x7);
  360. char buf[SND_PRINT_CHANNEL_ALLOCATION_ADVISED_BUFSIZE];
  361. /*
  362. * CA defaults to 0 for basic stereo audio
  363. */
  364. if (channels <= 2)
  365. return 0;
  366. /*
  367. * HDMI sink's ELD info cannot always be retrieved for now, e.g.
  368. * in console or for audio devices. Assume the highest speakers
  369. * configuration, to _not_ prohibit multi-channel audio playback.
  370. */
  371. if (!eld->spk_alloc)
  372. eld->spk_alloc = 0xffff;
  373. /*
  374. * expand ELD's speaker allocation mask
  375. *
  376. * ELD tells the speaker mask in a compact(paired) form,
  377. * expand ELD's notions to match the ones used by Audio InfoFrame.
  378. */
  379. for (i = 0; i < ARRAY_SIZE(eld_speaker_allocation_bits); i++) {
  380. if (eld->spk_alloc & (1 << i))
  381. spk_mask |= eld_speaker_allocation_bits[i];
  382. }
  383. /* search for the first working match in the CA table */
  384. for (i = 0; i < ARRAY_SIZE(channel_allocations); i++) {
  385. if (channels == channel_allocations[i].channels &&
  386. (spk_mask & channel_allocations[i].spk_mask) ==
  387. channel_allocations[i].spk_mask) {
  388. ai->CA = channel_allocations[i].ca_index;
  389. break;
  390. }
  391. }
  392. snd_print_channel_allocation(eld->spk_alloc, buf, sizeof(buf));
  393. snd_printdd(KERN_INFO
  394. "HDMI: select CA 0x%x for %d-channel allocation: %s\n",
  395. ai->CA, channels, buf);
  396. return ai->CA;
  397. }
  398. static void hdmi_setup_channel_mapping(struct hda_codec *codec, hda_nid_t nid,
  399. struct hdmi_audio_infoframe *ai)
  400. {
  401. int i;
  402. if (!ai->CA)
  403. return;
  404. /*
  405. * TODO: adjust channel mapping if necessary
  406. * ALSA sequence is front/surr/clfe/side?
  407. */
  408. for (i = 0; i < 8; i++)
  409. snd_hda_codec_write(codec, nid, 0,
  410. AC_VERB_SET_HDMI_CHAN_SLOT,
  411. (i << 4) | i);
  412. hdmi_debug_channel_mapping(codec, nid);
  413. }
  414. static void hdmi_setup_audio_infoframe(struct hda_codec *codec, hda_nid_t nid,
  415. struct snd_pcm_substream *substream)
  416. {
  417. struct hdmi_audio_infoframe ai = {
  418. .type = 0x84,
  419. .ver = 0x01,
  420. .len = 0x0a,
  421. .CC02_CT47 = substream->runtime->channels - 1,
  422. };
  423. hdmi_setup_channel_allocation(codec, nid, &ai);
  424. hdmi_setup_channel_mapping(codec, nid, &ai);
  425. hdmi_fill_audio_infoframe(codec, pin_nid, &ai);
  426. hdmi_start_infoframe_trans(codec, pin_nid);
  427. }
  428. /*
  429. * Unsolicited events
  430. */
  431. static void hdmi_intrinsic_event(struct hda_codec *codec, unsigned int res)
  432. {
  433. int pind = !!(res & AC_UNSOL_RES_PD);
  434. int eldv = !!(res & AC_UNSOL_RES_ELDV);
  435. printk(KERN_INFO
  436. "HDMI hot plug event: Presence_Detect=%d ELD_Valid=%d\n",
  437. pind, eldv);
  438. if (pind && eldv) {
  439. hdmi_parse_eld(codec);
  440. /* TODO: do real things about ELD */
  441. }
  442. }
  443. static void hdmi_non_intrinsic_event(struct hda_codec *codec, unsigned int res)
  444. {
  445. int subtag = (res & AC_UNSOL_RES_SUBTAG) >> AC_UNSOL_RES_SUBTAG_SHIFT;
  446. int cp_state = !!(res & AC_UNSOL_RES_CP_STATE);
  447. int cp_ready = !!(res & AC_UNSOL_RES_CP_READY);
  448. printk(KERN_INFO
  449. "HDMI content protection event: SUBTAG=0x%x CP_STATE=%d CP_READY=%d\n",
  450. subtag,
  451. cp_state,
  452. cp_ready);
  453. /* TODO */
  454. if (cp_state)
  455. ;
  456. if (cp_ready)
  457. ;
  458. }
  459. static void intel_hdmi_unsol_event(struct hda_codec *codec, unsigned int res)
  460. {
  461. int tag = res >> AC_UNSOL_RES_TAG_SHIFT;
  462. int subtag = (res & AC_UNSOL_RES_SUBTAG) >> AC_UNSOL_RES_SUBTAG_SHIFT;
  463. if (tag != INTEL_HDMI_EVENT_TAG) {
  464. snd_printd(KERN_INFO "Unexpected HDMI event tag 0x%x\n", tag);
  465. return;
  466. }
  467. if (subtag == 0)
  468. hdmi_intrinsic_event(codec, res);
  469. else
  470. hdmi_non_intrinsic_event(codec, res);
  471. }
  472. /*
  473. * Callbacks
  474. */
  475. static int intel_hdmi_playback_pcm_open(struct hda_pcm_stream *hinfo,
  476. struct hda_codec *codec,
  477. struct snd_pcm_substream *substream)
  478. {
  479. struct intel_hdmi_spec *spec = codec->spec;
  480. return snd_hda_multi_out_dig_open(codec, &spec->multiout);
  481. }
  482. static int intel_hdmi_playback_pcm_close(struct hda_pcm_stream *hinfo,
  483. struct hda_codec *codec,
  484. struct snd_pcm_substream *substream)
  485. {
  486. struct intel_hdmi_spec *spec = codec->spec;
  487. hdmi_stop_infoframe_trans(codec, pin_nid);
  488. return snd_hda_multi_out_dig_close(codec, &spec->multiout);
  489. }
  490. static int intel_hdmi_playback_pcm_prepare(struct hda_pcm_stream *hinfo,
  491. struct hda_codec *codec,
  492. unsigned int stream_tag,
  493. unsigned int format,
  494. struct snd_pcm_substream *substream)
  495. {
  496. struct intel_hdmi_spec *spec = codec->spec;
  497. snd_hda_multi_out_dig_prepare(codec, &spec->multiout, stream_tag,
  498. format, substream);
  499. hdmi_set_channel_count(codec, cvt_nid, substream->runtime->channels);
  500. hdmi_setup_audio_infoframe(codec, cvt_nid, substream);
  501. return 0;
  502. }
  503. static struct hda_pcm_stream intel_hdmi_pcm_playback = {
  504. .substreams = 1,
  505. .channels_min = 2,
  506. .channels_max = 8,
  507. .ops = {
  508. .open = intel_hdmi_playback_pcm_open,
  509. .close = intel_hdmi_playback_pcm_close,
  510. .prepare = intel_hdmi_playback_pcm_prepare
  511. },
  512. };
  513. static int intel_hdmi_build_pcms(struct hda_codec *codec)
  514. {
  515. struct intel_hdmi_spec *spec = codec->spec;
  516. struct hda_pcm *info = &spec->pcm_rec;
  517. codec->num_pcms = 1;
  518. codec->pcm_info = info;
  519. /* NID to query formats and rates and setup streams */
  520. intel_hdmi_pcm_playback.nid = cvt_nid;
  521. info->name = "INTEL HDMI";
  522. info->pcm_type = HDA_PCM_TYPE_HDMI;
  523. info->stream[SNDRV_PCM_STREAM_PLAYBACK] = intel_hdmi_pcm_playback;
  524. return 0;
  525. }
  526. static int intel_hdmi_build_controls(struct hda_codec *codec)
  527. {
  528. struct intel_hdmi_spec *spec = codec->spec;
  529. int err;
  530. err = snd_hda_create_spdif_out_ctls(codec, spec->multiout.dig_out_nid);
  531. if (err < 0)
  532. return err;
  533. return 0;
  534. }
  535. static int intel_hdmi_init(struct hda_codec *codec)
  536. {
  537. hdmi_enable_output(codec, pin_nid);
  538. snd_hda_codec_write(codec, pin_nid, 0,
  539. AC_VERB_SET_UNSOLICITED_ENABLE,
  540. AC_USRSP_EN | INTEL_HDMI_EVENT_TAG);
  541. return 0;
  542. }
  543. static void intel_hdmi_free(struct hda_codec *codec)
  544. {
  545. struct intel_hdmi_spec *spec = codec->spec;
  546. snd_hda_eld_proc_free(codec, &spec->sink_eld);
  547. kfree(spec);
  548. }
  549. static struct hda_codec_ops intel_hdmi_patch_ops = {
  550. .init = intel_hdmi_init,
  551. .free = intel_hdmi_free,
  552. .build_pcms = intel_hdmi_build_pcms,
  553. .build_controls = intel_hdmi_build_controls,
  554. .unsol_event = intel_hdmi_unsol_event,
  555. };
  556. static int do_patch_intel_hdmi(struct hda_codec *codec)
  557. {
  558. struct intel_hdmi_spec *spec;
  559. spec = kzalloc(sizeof(*spec), GFP_KERNEL);
  560. if (spec == NULL)
  561. return -ENOMEM;
  562. spec->multiout.num_dacs = 0; /* no analog */
  563. spec->multiout.max_channels = 8;
  564. spec->multiout.dig_out_nid = cvt_nid;
  565. codec->spec = spec;
  566. codec->patch_ops = intel_hdmi_patch_ops;
  567. snd_hda_eld_proc_new(codec, &spec->sink_eld);
  568. init_channel_allocations();
  569. return 0;
  570. }
  571. static int patch_intel_hdmi(struct hda_codec *codec)
  572. {
  573. cvt_nid = 0x02;
  574. pin_nid = 0x03;
  575. return do_patch_intel_hdmi(codec);
  576. }
  577. static int patch_intel_hdmi_ibexpeak(struct hda_codec *codec)
  578. {
  579. cvt_nid = 0x02;
  580. pin_nid = 0x04;
  581. return do_patch_intel_hdmi(codec);
  582. }
  583. static struct hda_codec_preset snd_hda_preset_intelhdmi[] = {
  584. { .id = 0x808629fb, .name = "G45 DEVCL", .patch = patch_intel_hdmi },
  585. { .id = 0x80862801, .name = "G45 DEVBLC", .patch = patch_intel_hdmi },
  586. { .id = 0x80862802, .name = "G45 DEVCTG", .patch = patch_intel_hdmi },
  587. { .id = 0x80862803, .name = "G45 DEVELK", .patch = patch_intel_hdmi },
  588. { .id = 0x80862804, .name = "G45 DEVIBX", .patch = patch_intel_hdmi_ibexpeak },
  589. { .id = 0x80860054, .name = "Q57 DEVIBX", .patch = patch_intel_hdmi_ibexpeak },
  590. { .id = 0x10951392, .name = "SiI1392 HDMI", .patch = patch_intel_hdmi },
  591. {} /* terminator */
  592. };
  593. MODULE_ALIAS("snd-hda-codec-id:808629fb");
  594. MODULE_ALIAS("snd-hda-codec-id:80862801");
  595. MODULE_ALIAS("snd-hda-codec-id:80862802");
  596. MODULE_ALIAS("snd-hda-codec-id:80862803");
  597. MODULE_ALIAS("snd-hda-codec-id:80862804");
  598. MODULE_ALIAS("snd-hda-codec-id:80860054");
  599. MODULE_ALIAS("snd-hda-codec-id:10951392");
  600. MODULE_LICENSE("GPL");
  601. MODULE_DESCRIPTION("Intel HDMI HD-audio codec");
  602. static struct hda_codec_preset_list intel_list = {
  603. .preset = snd_hda_preset_intelhdmi,
  604. .owner = THIS_MODULE,
  605. };
  606. static int __init patch_intelhdmi_init(void)
  607. {
  608. return snd_hda_add_codec_preset(&intel_list);
  609. }
  610. static void __exit patch_intelhdmi_exit(void)
  611. {
  612. snd_hda_delete_codec_preset(&intel_list);
  613. }
  614. module_init(patch_intelhdmi_init)
  615. module_exit(patch_intelhdmi_exit)