iwl-agn.c 113 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313314315316317318319320321322323324325326327328329330331332333334335336337338339340341342343344345346347348349350351352353354355356357358359360361362363364365366367368369370371372373374375376377378379380381382383384385386387388389390391392393394395396397398399400401402403404405406407408409410411412413414415416417418419420421422423424425426427428429430431432433434435436437438439440441442443444445446447448449450451452453454455456457458459460461462463464465466467468469470471472473474475476477478479480481482483484485486487488489490491492493494495496497498499500501502503504505506507508509510511512513514515516517518519520521522523524525526527528529530531532533534535536537538539540541542543544545546547548549550551552553554555556557558559560561562563564565566567568569570571572573574575576577578579580581582583584585586587588589590591592593594595596597598599600601602603604605606607608609610611612613614615616617618619620621622623624625626627628629630631632633634635636637638639640641642643644645646647648649650651652653654655656657658659660661662663664665666667668669670671672673674675676677678679680681682683684685686687688689690691692693694695696697698699700701702703704705706707708709710711712713714715716717718719720721722723724725726727728729730731732733734735736737738739740741742743744745746747748749750751752753754755756757758759760761762763764765766767768769770771772773774775776777778779780781782783784785786787788789790791792793794795796797798799800801802803804805806807808809810811812813814815816817818819820821822823824825826827828829830831832833834835836837838839840841842843844845846847848849850851852853854855856857858859860861862863864865866867868869870871872873874875876877878879880881882883884885886887888889890891892893894895896897898899900901902903904905906907908909910911912913914915916917918919920921922923924925926927928929930931932933934935936937938939940941942943944945946947948949950951952953954955956957958959960961962963964965966967968969970971972973974975976977978979980981982983984985986987988989990991992993994995996997998999100010011002100310041005100610071008100910101011101210131014101510161017101810191020102110221023102410251026102710281029103010311032103310341035103610371038103910401041104210431044104510461047104810491050105110521053105410551056105710581059106010611062106310641065106610671068106910701071107210731074107510761077107810791080108110821083108410851086108710881089109010911092109310941095109610971098109911001101110211031104110511061107110811091110111111121113111411151116111711181119112011211122112311241125112611271128112911301131113211331134113511361137113811391140114111421143114411451146114711481149115011511152115311541155115611571158115911601161116211631164116511661167116811691170117111721173117411751176117711781179118011811182118311841185118611871188118911901191119211931194119511961197119811991200120112021203120412051206120712081209121012111212121312141215121612171218121912201221122212231224122512261227122812291230123112321233123412351236123712381239124012411242124312441245124612471248124912501251125212531254125512561257125812591260126112621263126412651266126712681269127012711272127312741275127612771278127912801281128212831284128512861287128812891290129112921293129412951296129712981299130013011302130313041305130613071308130913101311131213131314131513161317131813191320132113221323132413251326132713281329133013311332133313341335133613371338133913401341134213431344134513461347134813491350135113521353135413551356135713581359136013611362136313641365136613671368136913701371137213731374137513761377137813791380138113821383138413851386138713881389139013911392139313941395139613971398139914001401140214031404140514061407140814091410141114121413141414151416141714181419142014211422142314241425142614271428142914301431143214331434143514361437143814391440144114421443144414451446144714481449145014511452145314541455145614571458145914601461146214631464146514661467146814691470147114721473147414751476147714781479148014811482148314841485148614871488148914901491149214931494149514961497149814991500150115021503150415051506150715081509151015111512151315141515151615171518151915201521152215231524152515261527152815291530153115321533153415351536153715381539154015411542154315441545154615471548154915501551155215531554155515561557155815591560156115621563156415651566156715681569157015711572157315741575157615771578157915801581158215831584158515861587158815891590159115921593159415951596159715981599160016011602160316041605160616071608160916101611161216131614161516161617161816191620162116221623162416251626162716281629163016311632163316341635163616371638163916401641164216431644164516461647164816491650165116521653165416551656165716581659166016611662166316641665166616671668166916701671167216731674167516761677167816791680168116821683168416851686168716881689169016911692169316941695169616971698169917001701170217031704170517061707170817091710171117121713171417151716171717181719172017211722172317241725172617271728172917301731173217331734173517361737173817391740174117421743174417451746174717481749175017511752175317541755175617571758175917601761176217631764176517661767176817691770177117721773177417751776177717781779178017811782178317841785178617871788178917901791179217931794179517961797179817991800180118021803180418051806180718081809181018111812181318141815181618171818181918201821182218231824182518261827182818291830183118321833183418351836183718381839184018411842184318441845184618471848184918501851185218531854185518561857185818591860186118621863186418651866186718681869187018711872187318741875187618771878187918801881188218831884188518861887188818891890189118921893189418951896189718981899190019011902190319041905190619071908190919101911191219131914191519161917191819191920192119221923192419251926192719281929193019311932193319341935193619371938193919401941194219431944194519461947194819491950195119521953195419551956195719581959196019611962196319641965196619671968196919701971197219731974197519761977197819791980198119821983198419851986198719881989199019911992199319941995199619971998199920002001200220032004200520062007200820092010201120122013201420152016201720182019202020212022202320242025202620272028202920302031203220332034203520362037203820392040204120422043204420452046204720482049205020512052205320542055205620572058205920602061206220632064206520662067206820692070207120722073207420752076207720782079208020812082208320842085208620872088208920902091209220932094209520962097209820992100210121022103210421052106210721082109211021112112211321142115211621172118211921202121212221232124212521262127212821292130213121322133213421352136213721382139214021412142214321442145214621472148214921502151215221532154215521562157215821592160216121622163216421652166216721682169217021712172217321742175217621772178217921802181218221832184218521862187218821892190219121922193219421952196219721982199220022012202220322042205220622072208220922102211221222132214221522162217221822192220222122222223222422252226222722282229223022312232223322342235223622372238223922402241224222432244224522462247224822492250225122522253225422552256225722582259226022612262226322642265226622672268226922702271227222732274227522762277227822792280228122822283228422852286228722882289229022912292229322942295229622972298229923002301230223032304230523062307230823092310231123122313231423152316231723182319232023212322232323242325232623272328232923302331233223332334233523362337233823392340234123422343234423452346234723482349235023512352235323542355235623572358235923602361236223632364236523662367236823692370237123722373237423752376237723782379238023812382238323842385238623872388238923902391239223932394239523962397239823992400240124022403240424052406240724082409241024112412241324142415241624172418241924202421242224232424242524262427242824292430243124322433243424352436243724382439244024412442244324442445244624472448244924502451245224532454245524562457245824592460246124622463246424652466246724682469247024712472247324742475247624772478247924802481248224832484248524862487248824892490249124922493249424952496249724982499250025012502250325042505250625072508250925102511251225132514251525162517251825192520252125222523252425252526252725282529253025312532253325342535253625372538253925402541254225432544254525462547254825492550255125522553255425552556255725582559256025612562256325642565256625672568256925702571257225732574257525762577257825792580258125822583258425852586258725882589259025912592259325942595259625972598259926002601260226032604260526062607260826092610261126122613261426152616261726182619262026212622262326242625262626272628262926302631263226332634263526362637263826392640264126422643264426452646264726482649265026512652265326542655265626572658265926602661266226632664266526662667266826692670267126722673267426752676267726782679268026812682268326842685268626872688268926902691269226932694269526962697269826992700270127022703270427052706270727082709271027112712271327142715271627172718271927202721272227232724272527262727272827292730273127322733273427352736273727382739274027412742274327442745274627472748274927502751275227532754275527562757275827592760276127622763276427652766276727682769277027712772277327742775277627772778277927802781278227832784278527862787278827892790279127922793279427952796279727982799280028012802280328042805280628072808280928102811281228132814281528162817281828192820282128222823282428252826282728282829283028312832283328342835283628372838283928402841284228432844284528462847284828492850285128522853285428552856285728582859286028612862286328642865286628672868286928702871287228732874287528762877287828792880288128822883288428852886288728882889289028912892289328942895289628972898289929002901290229032904290529062907290829092910291129122913291429152916291729182919292029212922292329242925292629272928292929302931293229332934293529362937293829392940294129422943294429452946294729482949295029512952295329542955295629572958295929602961296229632964296529662967296829692970297129722973297429752976297729782979298029812982298329842985298629872988298929902991299229932994299529962997299829993000300130023003300430053006300730083009301030113012301330143015301630173018301930203021302230233024302530263027302830293030303130323033303430353036303730383039304030413042304330443045304630473048304930503051305230533054305530563057305830593060306130623063306430653066306730683069307030713072307330743075307630773078307930803081308230833084308530863087308830893090309130923093309430953096309730983099310031013102310331043105310631073108310931103111311231133114311531163117311831193120312131223123312431253126312731283129313031313132313331343135313631373138313931403141314231433144314531463147314831493150315131523153315431553156315731583159316031613162316331643165316631673168316931703171317231733174317531763177317831793180318131823183318431853186318731883189319031913192319331943195319631973198319932003201320232033204320532063207320832093210321132123213321432153216321732183219322032213222322332243225322632273228322932303231323232333234323532363237323832393240324132423243324432453246324732483249325032513252325332543255325632573258325932603261326232633264326532663267326832693270327132723273327432753276327732783279328032813282328332843285328632873288328932903291329232933294329532963297329832993300330133023303330433053306330733083309331033113312331333143315331633173318331933203321332233233324332533263327332833293330333133323333333433353336333733383339334033413342334333443345334633473348334933503351335233533354335533563357335833593360336133623363336433653366336733683369337033713372337333743375337633773378337933803381338233833384338533863387338833893390339133923393339433953396339733983399340034013402340334043405340634073408340934103411341234133414341534163417341834193420342134223423342434253426342734283429343034313432343334343435343634373438343934403441344234433444344534463447344834493450345134523453345434553456345734583459346034613462346334643465346634673468346934703471347234733474347534763477347834793480348134823483348434853486348734883489349034913492349334943495349634973498349935003501350235033504350535063507350835093510351135123513351435153516351735183519352035213522352335243525352635273528352935303531353235333534353535363537353835393540354135423543354435453546354735483549355035513552355335543555355635573558355935603561356235633564356535663567356835693570357135723573357435753576357735783579358035813582358335843585358635873588358935903591359235933594359535963597359835993600360136023603360436053606360736083609361036113612361336143615361636173618361936203621362236233624362536263627362836293630363136323633363436353636363736383639364036413642364336443645364636473648364936503651365236533654365536563657365836593660366136623663366436653666366736683669367036713672367336743675367636773678367936803681368236833684368536863687368836893690369136923693369436953696369736983699370037013702370337043705370637073708370937103711371237133714371537163717371837193720372137223723372437253726372737283729373037313732373337343735373637373738373937403741374237433744374537463747374837493750375137523753375437553756375737583759376037613762376337643765376637673768376937703771377237733774377537763777377837793780378137823783378437853786378737883789379037913792379337943795379637973798379938003801380238033804380538063807380838093810381138123813381438153816381738183819382038213822382338243825382638273828382938303831383238333834383538363837383838393840384138423843384438453846384738483849385038513852385338543855385638573858385938603861386238633864386538663867386838693870387138723873387438753876387738783879388038813882388338843885388638873888388938903891389238933894389538963897389838993900390139023903390439053906390739083909391039113912391339143915391639173918391939203921392239233924392539263927392839293930393139323933393439353936393739383939394039413942394339443945394639473948394939503951
  1. /******************************************************************************
  2. *
  3. * Copyright(c) 2003 - 2010 Intel Corporation. All rights reserved.
  4. *
  5. * Portions of this file are derived from the ipw3945 project, as well
  6. * as portions of the ieee80211 subsystem header files.
  7. *
  8. * This program is free software; you can redistribute it and/or modify it
  9. * under the terms of version 2 of the GNU General Public License as
  10. * published by the Free Software Foundation.
  11. *
  12. * This program is distributed in the hope that it will be useful, but WITHOUT
  13. * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
  14. * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for
  15. * more details.
  16. *
  17. * You should have received a copy of the GNU General Public License along with
  18. * this program; if not, write to the Free Software Foundation, Inc.,
  19. * 51 Franklin Street, Fifth Floor, Boston, MA 02110, USA
  20. *
  21. * The full GNU General Public License is included in this distribution in the
  22. * file called LICENSE.
  23. *
  24. * Contact Information:
  25. * Intel Linux Wireless <ilw@linux.intel.com>
  26. * Intel Corporation, 5200 N.E. Elam Young Parkway, Hillsboro, OR 97124-6497
  27. *
  28. *****************************************************************************/
  29. #include <linux/kernel.h>
  30. #include <linux/module.h>
  31. #include <linux/init.h>
  32. #include <linux/pci.h>
  33. #include <linux/dma-mapping.h>
  34. #include <linux/delay.h>
  35. #include <linux/sched.h>
  36. #include <linux/skbuff.h>
  37. #include <linux/netdevice.h>
  38. #include <linux/wireless.h>
  39. #include <linux/firmware.h>
  40. #include <linux/etherdevice.h>
  41. #include <linux/if_arp.h>
  42. #include <net/mac80211.h>
  43. #include <asm/div64.h>
  44. #define DRV_NAME "iwlagn"
  45. #include "iwl-eeprom.h"
  46. #include "iwl-dev.h"
  47. #include "iwl-core.h"
  48. #include "iwl-io.h"
  49. #include "iwl-helpers.h"
  50. #include "iwl-sta.h"
  51. #include "iwl-calib.h"
  52. #include "iwl-agn.h"
  53. /******************************************************************************
  54. *
  55. * module boiler plate
  56. *
  57. ******************************************************************************/
  58. /*
  59. * module name, copyright, version, etc.
  60. */
  61. #define DRV_DESCRIPTION "Intel(R) Wireless WiFi Link AGN driver for Linux"
  62. #ifdef CONFIG_IWLWIFI_DEBUG
  63. #define VD "d"
  64. #else
  65. #define VD
  66. #endif
  67. #define DRV_VERSION IWLWIFI_VERSION VD
  68. MODULE_DESCRIPTION(DRV_DESCRIPTION);
  69. MODULE_VERSION(DRV_VERSION);
  70. MODULE_AUTHOR(DRV_COPYRIGHT " " DRV_AUTHOR);
  71. MODULE_LICENSE("GPL");
  72. MODULE_ALIAS("iwl4965");
  73. /**
  74. * iwl_commit_rxon - commit staging_rxon to hardware
  75. *
  76. * The RXON command in staging_rxon is committed to the hardware and
  77. * the active_rxon structure is updated with the new data. This
  78. * function correctly transitions out of the RXON_ASSOC_MSK state if
  79. * a HW tune is required based on the RXON structure changes.
  80. */
  81. int iwl_commit_rxon(struct iwl_priv *priv)
  82. {
  83. /* cast away the const for active_rxon in this function */
  84. struct iwl_rxon_cmd *active_rxon = (void *)&priv->active_rxon;
  85. int ret;
  86. bool new_assoc =
  87. !!(priv->staging_rxon.filter_flags & RXON_FILTER_ASSOC_MSK);
  88. if (!iwl_is_alive(priv))
  89. return -EBUSY;
  90. /* always get timestamp with Rx frame */
  91. priv->staging_rxon.flags |= RXON_FLG_TSF2HOST_MSK;
  92. ret = iwl_check_rxon_cmd(priv);
  93. if (ret) {
  94. IWL_ERR(priv, "Invalid RXON configuration. Not committing.\n");
  95. return -EINVAL;
  96. }
  97. /*
  98. * receive commit_rxon request
  99. * abort any previous channel switch if still in process
  100. */
  101. if (priv->switch_rxon.switch_in_progress &&
  102. (priv->switch_rxon.channel != priv->staging_rxon.channel)) {
  103. IWL_DEBUG_11H(priv, "abort channel switch on %d\n",
  104. le16_to_cpu(priv->switch_rxon.channel));
  105. priv->switch_rxon.switch_in_progress = false;
  106. }
  107. /* If we don't need to send a full RXON, we can use
  108. * iwl_rxon_assoc_cmd which is used to reconfigure filter
  109. * and other flags for the current radio configuration. */
  110. if (!iwl_full_rxon_required(priv)) {
  111. ret = iwl_send_rxon_assoc(priv);
  112. if (ret) {
  113. IWL_ERR(priv, "Error setting RXON_ASSOC (%d)\n", ret);
  114. return ret;
  115. }
  116. memcpy(active_rxon, &priv->staging_rxon, sizeof(*active_rxon));
  117. iwl_print_rx_config_cmd(priv);
  118. return 0;
  119. }
  120. /* If we are currently associated and the new config requires
  121. * an RXON_ASSOC and the new config wants the associated mask enabled,
  122. * we must clear the associated from the active configuration
  123. * before we apply the new config */
  124. if (iwl_is_associated(priv) && new_assoc) {
  125. IWL_DEBUG_INFO(priv, "Toggling associated bit on current RXON\n");
  126. active_rxon->filter_flags &= ~RXON_FILTER_ASSOC_MSK;
  127. ret = iwl_send_cmd_pdu(priv, REPLY_RXON,
  128. sizeof(struct iwl_rxon_cmd),
  129. &priv->active_rxon);
  130. /* If the mask clearing failed then we set
  131. * active_rxon back to what it was previously */
  132. if (ret) {
  133. active_rxon->filter_flags |= RXON_FILTER_ASSOC_MSK;
  134. IWL_ERR(priv, "Error clearing ASSOC_MSK (%d)\n", ret);
  135. return ret;
  136. }
  137. iwl_clear_ucode_stations(priv, false);
  138. iwl_restore_stations(priv);
  139. }
  140. IWL_DEBUG_INFO(priv, "Sending RXON\n"
  141. "* with%s RXON_FILTER_ASSOC_MSK\n"
  142. "* channel = %d\n"
  143. "* bssid = %pM\n",
  144. (new_assoc ? "" : "out"),
  145. le16_to_cpu(priv->staging_rxon.channel),
  146. priv->staging_rxon.bssid_addr);
  147. iwl_set_rxon_hwcrypto(priv, !priv->cfg->mod_params->sw_crypto);
  148. /* Apply the new configuration
  149. * RXON unassoc clears the station table in uCode so restoration of
  150. * stations is needed after it (the RXON command) completes
  151. */
  152. if (!new_assoc) {
  153. ret = iwl_send_cmd_pdu(priv, REPLY_RXON,
  154. sizeof(struct iwl_rxon_cmd), &priv->staging_rxon);
  155. if (ret) {
  156. IWL_ERR(priv, "Error setting new RXON (%d)\n", ret);
  157. return ret;
  158. }
  159. IWL_DEBUG_INFO(priv, "Return from !new_assoc RXON.\n");
  160. memcpy(active_rxon, &priv->staging_rxon, sizeof(*active_rxon));
  161. iwl_clear_ucode_stations(priv, false);
  162. iwl_restore_stations(priv);
  163. }
  164. priv->start_calib = 0;
  165. if (new_assoc) {
  166. /*
  167. * allow CTS-to-self if possible for new association.
  168. * this is relevant only for 5000 series and up,
  169. * but will not damage 4965
  170. */
  171. priv->staging_rxon.flags |= RXON_FLG_SELF_CTS_EN;
  172. /* Apply the new configuration
  173. * RXON assoc doesn't clear the station table in uCode,
  174. */
  175. ret = iwl_send_cmd_pdu(priv, REPLY_RXON,
  176. sizeof(struct iwl_rxon_cmd), &priv->staging_rxon);
  177. if (ret) {
  178. IWL_ERR(priv, "Error setting new RXON (%d)\n", ret);
  179. return ret;
  180. }
  181. memcpy(active_rxon, &priv->staging_rxon, sizeof(*active_rxon));
  182. }
  183. iwl_print_rx_config_cmd(priv);
  184. iwl_init_sensitivity(priv);
  185. /* If we issue a new RXON command which required a tune then we must
  186. * send a new TXPOWER command or we won't be able to Tx any frames */
  187. ret = iwl_set_tx_power(priv, priv->tx_power_user_lmt, true);
  188. if (ret) {
  189. IWL_ERR(priv, "Error sending TX power (%d)\n", ret);
  190. return ret;
  191. }
  192. return 0;
  193. }
  194. void iwl_update_chain_flags(struct iwl_priv *priv)
  195. {
  196. if (priv->cfg->ops->hcmd->set_rxon_chain)
  197. priv->cfg->ops->hcmd->set_rxon_chain(priv);
  198. iwlcore_commit_rxon(priv);
  199. }
  200. static void iwl_clear_free_frames(struct iwl_priv *priv)
  201. {
  202. struct list_head *element;
  203. IWL_DEBUG_INFO(priv, "%d frames on pre-allocated heap on clear.\n",
  204. priv->frames_count);
  205. while (!list_empty(&priv->free_frames)) {
  206. element = priv->free_frames.next;
  207. list_del(element);
  208. kfree(list_entry(element, struct iwl_frame, list));
  209. priv->frames_count--;
  210. }
  211. if (priv->frames_count) {
  212. IWL_WARN(priv, "%d frames still in use. Did we lose one?\n",
  213. priv->frames_count);
  214. priv->frames_count = 0;
  215. }
  216. }
  217. static struct iwl_frame *iwl_get_free_frame(struct iwl_priv *priv)
  218. {
  219. struct iwl_frame *frame;
  220. struct list_head *element;
  221. if (list_empty(&priv->free_frames)) {
  222. frame = kzalloc(sizeof(*frame), GFP_KERNEL);
  223. if (!frame) {
  224. IWL_ERR(priv, "Could not allocate frame!\n");
  225. return NULL;
  226. }
  227. priv->frames_count++;
  228. return frame;
  229. }
  230. element = priv->free_frames.next;
  231. list_del(element);
  232. return list_entry(element, struct iwl_frame, list);
  233. }
  234. static void iwl_free_frame(struct iwl_priv *priv, struct iwl_frame *frame)
  235. {
  236. memset(frame, 0, sizeof(*frame));
  237. list_add(&frame->list, &priv->free_frames);
  238. }
  239. static u32 iwl_fill_beacon_frame(struct iwl_priv *priv,
  240. struct ieee80211_hdr *hdr,
  241. int left)
  242. {
  243. if (!iwl_is_associated(priv) || !priv->ibss_beacon ||
  244. ((priv->iw_mode != NL80211_IFTYPE_ADHOC) &&
  245. (priv->iw_mode != NL80211_IFTYPE_AP)))
  246. return 0;
  247. if (priv->ibss_beacon->len > left)
  248. return 0;
  249. memcpy(hdr, priv->ibss_beacon->data, priv->ibss_beacon->len);
  250. return priv->ibss_beacon->len;
  251. }
  252. /* Parse the beacon frame to find the TIM element and set tim_idx & tim_size */
  253. static void iwl_set_beacon_tim(struct iwl_priv *priv,
  254. struct iwl_tx_beacon_cmd *tx_beacon_cmd,
  255. u8 *beacon, u32 frame_size)
  256. {
  257. u16 tim_idx;
  258. struct ieee80211_mgmt *mgmt = (struct ieee80211_mgmt *)beacon;
  259. /*
  260. * The index is relative to frame start but we start looking at the
  261. * variable-length part of the beacon.
  262. */
  263. tim_idx = mgmt->u.beacon.variable - beacon;
  264. /* Parse variable-length elements of beacon to find WLAN_EID_TIM */
  265. while ((tim_idx < (frame_size - 2)) &&
  266. (beacon[tim_idx] != WLAN_EID_TIM))
  267. tim_idx += beacon[tim_idx+1] + 2;
  268. /* If TIM field was found, set variables */
  269. if ((tim_idx < (frame_size - 1)) && (beacon[tim_idx] == WLAN_EID_TIM)) {
  270. tx_beacon_cmd->tim_idx = cpu_to_le16(tim_idx);
  271. tx_beacon_cmd->tim_size = beacon[tim_idx+1];
  272. } else
  273. IWL_WARN(priv, "Unable to find TIM Element in beacon\n");
  274. }
  275. static unsigned int iwl_hw_get_beacon_cmd(struct iwl_priv *priv,
  276. struct iwl_frame *frame)
  277. {
  278. struct iwl_tx_beacon_cmd *tx_beacon_cmd;
  279. u32 frame_size;
  280. u32 rate_flags;
  281. u32 rate;
  282. /*
  283. * We have to set up the TX command, the TX Beacon command, and the
  284. * beacon contents.
  285. */
  286. /* Initialize memory */
  287. tx_beacon_cmd = &frame->u.beacon;
  288. memset(tx_beacon_cmd, 0, sizeof(*tx_beacon_cmd));
  289. /* Set up TX beacon contents */
  290. frame_size = iwl_fill_beacon_frame(priv, tx_beacon_cmd->frame,
  291. sizeof(frame->u) - sizeof(*tx_beacon_cmd));
  292. if (WARN_ON_ONCE(frame_size > MAX_MPDU_SIZE))
  293. return 0;
  294. /* Set up TX command fields */
  295. tx_beacon_cmd->tx.len = cpu_to_le16((u16)frame_size);
  296. tx_beacon_cmd->tx.sta_id = priv->hw_params.bcast_sta_id;
  297. tx_beacon_cmd->tx.stop_time.life_time = TX_CMD_LIFE_TIME_INFINITE;
  298. tx_beacon_cmd->tx.tx_flags = TX_CMD_FLG_SEQ_CTL_MSK |
  299. TX_CMD_FLG_TSF_MSK | TX_CMD_FLG_STA_RATE_MSK;
  300. /* Set up TX beacon command fields */
  301. iwl_set_beacon_tim(priv, tx_beacon_cmd, (u8 *)tx_beacon_cmd->frame,
  302. frame_size);
  303. /* Set up packet rate and flags */
  304. rate = iwl_rate_get_lowest_plcp(priv);
  305. priv->mgmt_tx_ant = iwl_toggle_tx_ant(priv, priv->mgmt_tx_ant);
  306. rate_flags = iwl_ant_idx_to_flags(priv->mgmt_tx_ant);
  307. if ((rate >= IWL_FIRST_CCK_RATE) && (rate <= IWL_LAST_CCK_RATE))
  308. rate_flags |= RATE_MCS_CCK_MSK;
  309. tx_beacon_cmd->tx.rate_n_flags = iwl_hw_set_rate_n_flags(rate,
  310. rate_flags);
  311. return sizeof(*tx_beacon_cmd) + frame_size;
  312. }
  313. static int iwl_send_beacon_cmd(struct iwl_priv *priv)
  314. {
  315. struct iwl_frame *frame;
  316. unsigned int frame_size;
  317. int rc;
  318. frame = iwl_get_free_frame(priv);
  319. if (!frame) {
  320. IWL_ERR(priv, "Could not obtain free frame buffer for beacon "
  321. "command.\n");
  322. return -ENOMEM;
  323. }
  324. frame_size = iwl_hw_get_beacon_cmd(priv, frame);
  325. if (!frame_size) {
  326. IWL_ERR(priv, "Error configuring the beacon command\n");
  327. iwl_free_frame(priv, frame);
  328. return -EINVAL;
  329. }
  330. rc = iwl_send_cmd_pdu(priv, REPLY_TX_BEACON, frame_size,
  331. &frame->u.cmd[0]);
  332. iwl_free_frame(priv, frame);
  333. return rc;
  334. }
  335. static inline dma_addr_t iwl_tfd_tb_get_addr(struct iwl_tfd *tfd, u8 idx)
  336. {
  337. struct iwl_tfd_tb *tb = &tfd->tbs[idx];
  338. dma_addr_t addr = get_unaligned_le32(&tb->lo);
  339. if (sizeof(dma_addr_t) > sizeof(u32))
  340. addr |=
  341. ((dma_addr_t)(le16_to_cpu(tb->hi_n_len) & 0xF) << 16) << 16;
  342. return addr;
  343. }
  344. static inline u16 iwl_tfd_tb_get_len(struct iwl_tfd *tfd, u8 idx)
  345. {
  346. struct iwl_tfd_tb *tb = &tfd->tbs[idx];
  347. return le16_to_cpu(tb->hi_n_len) >> 4;
  348. }
  349. static inline void iwl_tfd_set_tb(struct iwl_tfd *tfd, u8 idx,
  350. dma_addr_t addr, u16 len)
  351. {
  352. struct iwl_tfd_tb *tb = &tfd->tbs[idx];
  353. u16 hi_n_len = len << 4;
  354. put_unaligned_le32(addr, &tb->lo);
  355. if (sizeof(dma_addr_t) > sizeof(u32))
  356. hi_n_len |= ((addr >> 16) >> 16) & 0xF;
  357. tb->hi_n_len = cpu_to_le16(hi_n_len);
  358. tfd->num_tbs = idx + 1;
  359. }
  360. static inline u8 iwl_tfd_get_num_tbs(struct iwl_tfd *tfd)
  361. {
  362. return tfd->num_tbs & 0x1f;
  363. }
  364. /**
  365. * iwl_hw_txq_free_tfd - Free all chunks referenced by TFD [txq->q.read_ptr]
  366. * @priv - driver private data
  367. * @txq - tx queue
  368. *
  369. * Does NOT advance any TFD circular buffer read/write indexes
  370. * Does NOT free the TFD itself (which is within circular buffer)
  371. */
  372. void iwl_hw_txq_free_tfd(struct iwl_priv *priv, struct iwl_tx_queue *txq)
  373. {
  374. struct iwl_tfd *tfd_tmp = (struct iwl_tfd *)txq->tfds;
  375. struct iwl_tfd *tfd;
  376. struct pci_dev *dev = priv->pci_dev;
  377. int index = txq->q.read_ptr;
  378. int i;
  379. int num_tbs;
  380. tfd = &tfd_tmp[index];
  381. /* Sanity check on number of chunks */
  382. num_tbs = iwl_tfd_get_num_tbs(tfd);
  383. if (num_tbs >= IWL_NUM_OF_TBS) {
  384. IWL_ERR(priv, "Too many chunks: %i\n", num_tbs);
  385. /* @todo issue fatal error, it is quite serious situation */
  386. return;
  387. }
  388. /* Unmap tx_cmd */
  389. if (num_tbs)
  390. pci_unmap_single(dev,
  391. pci_unmap_addr(&txq->meta[index], mapping),
  392. pci_unmap_len(&txq->meta[index], len),
  393. PCI_DMA_BIDIRECTIONAL);
  394. /* Unmap chunks, if any. */
  395. for (i = 1; i < num_tbs; i++) {
  396. pci_unmap_single(dev, iwl_tfd_tb_get_addr(tfd, i),
  397. iwl_tfd_tb_get_len(tfd, i), PCI_DMA_TODEVICE);
  398. if (txq->txb) {
  399. dev_kfree_skb(txq->txb[txq->q.read_ptr].skb[i - 1]);
  400. txq->txb[txq->q.read_ptr].skb[i - 1] = NULL;
  401. }
  402. }
  403. }
  404. int iwl_hw_txq_attach_buf_to_tfd(struct iwl_priv *priv,
  405. struct iwl_tx_queue *txq,
  406. dma_addr_t addr, u16 len,
  407. u8 reset, u8 pad)
  408. {
  409. struct iwl_queue *q;
  410. struct iwl_tfd *tfd, *tfd_tmp;
  411. u32 num_tbs;
  412. q = &txq->q;
  413. tfd_tmp = (struct iwl_tfd *)txq->tfds;
  414. tfd = &tfd_tmp[q->write_ptr];
  415. if (reset)
  416. memset(tfd, 0, sizeof(*tfd));
  417. num_tbs = iwl_tfd_get_num_tbs(tfd);
  418. /* Each TFD can point to a maximum 20 Tx buffers */
  419. if (num_tbs >= IWL_NUM_OF_TBS) {
  420. IWL_ERR(priv, "Error can not send more than %d chunks\n",
  421. IWL_NUM_OF_TBS);
  422. return -EINVAL;
  423. }
  424. BUG_ON(addr & ~DMA_BIT_MASK(36));
  425. if (unlikely(addr & ~IWL_TX_DMA_MASK))
  426. IWL_ERR(priv, "Unaligned address = %llx\n",
  427. (unsigned long long)addr);
  428. iwl_tfd_set_tb(tfd, num_tbs, addr, len);
  429. return 0;
  430. }
  431. /*
  432. * Tell nic where to find circular buffer of Tx Frame Descriptors for
  433. * given Tx queue, and enable the DMA channel used for that queue.
  434. *
  435. * 4965 supports up to 16 Tx queues in DRAM, mapped to up to 8 Tx DMA
  436. * channels supported in hardware.
  437. */
  438. int iwl_hw_tx_queue_init(struct iwl_priv *priv,
  439. struct iwl_tx_queue *txq)
  440. {
  441. int txq_id = txq->q.id;
  442. /* Circular buffer (TFD queue in DRAM) physical base address */
  443. iwl_write_direct32(priv, FH_MEM_CBBC_QUEUE(txq_id),
  444. txq->q.dma_addr >> 8);
  445. return 0;
  446. }
  447. /******************************************************************************
  448. *
  449. * Generic RX handler implementations
  450. *
  451. ******************************************************************************/
  452. static void iwl_rx_reply_alive(struct iwl_priv *priv,
  453. struct iwl_rx_mem_buffer *rxb)
  454. {
  455. struct iwl_rx_packet *pkt = rxb_addr(rxb);
  456. struct iwl_alive_resp *palive;
  457. struct delayed_work *pwork;
  458. palive = &pkt->u.alive_frame;
  459. IWL_DEBUG_INFO(priv, "Alive ucode status 0x%08X revision "
  460. "0x%01X 0x%01X\n",
  461. palive->is_valid, palive->ver_type,
  462. palive->ver_subtype);
  463. if (palive->ver_subtype == INITIALIZE_SUBTYPE) {
  464. IWL_DEBUG_INFO(priv, "Initialization Alive received.\n");
  465. memcpy(&priv->card_alive_init,
  466. &pkt->u.alive_frame,
  467. sizeof(struct iwl_init_alive_resp));
  468. pwork = &priv->init_alive_start;
  469. } else {
  470. IWL_DEBUG_INFO(priv, "Runtime Alive received.\n");
  471. memcpy(&priv->card_alive, &pkt->u.alive_frame,
  472. sizeof(struct iwl_alive_resp));
  473. pwork = &priv->alive_start;
  474. }
  475. /* We delay the ALIVE response by 5ms to
  476. * give the HW RF Kill time to activate... */
  477. if (palive->is_valid == UCODE_VALID_OK)
  478. queue_delayed_work(priv->workqueue, pwork,
  479. msecs_to_jiffies(5));
  480. else
  481. IWL_WARN(priv, "uCode did not respond OK.\n");
  482. }
  483. static void iwl_bg_beacon_update(struct work_struct *work)
  484. {
  485. struct iwl_priv *priv =
  486. container_of(work, struct iwl_priv, beacon_update);
  487. struct sk_buff *beacon;
  488. /* Pull updated AP beacon from mac80211. will fail if not in AP mode */
  489. beacon = ieee80211_beacon_get(priv->hw, priv->vif);
  490. if (!beacon) {
  491. IWL_ERR(priv, "update beacon failed\n");
  492. return;
  493. }
  494. mutex_lock(&priv->mutex);
  495. /* new beacon skb is allocated every time; dispose previous.*/
  496. if (priv->ibss_beacon)
  497. dev_kfree_skb(priv->ibss_beacon);
  498. priv->ibss_beacon = beacon;
  499. mutex_unlock(&priv->mutex);
  500. iwl_send_beacon_cmd(priv);
  501. }
  502. /**
  503. * iwl_bg_statistics_periodic - Timer callback to queue statistics
  504. *
  505. * This callback is provided in order to send a statistics request.
  506. *
  507. * This timer function is continually reset to execute within
  508. * REG_RECALIB_PERIOD seconds since the last STATISTICS_NOTIFICATION
  509. * was received. We need to ensure we receive the statistics in order
  510. * to update the temperature used for calibrating the TXPOWER.
  511. */
  512. static void iwl_bg_statistics_periodic(unsigned long data)
  513. {
  514. struct iwl_priv *priv = (struct iwl_priv *)data;
  515. if (test_bit(STATUS_EXIT_PENDING, &priv->status))
  516. return;
  517. /* dont send host command if rf-kill is on */
  518. if (!iwl_is_ready_rf(priv))
  519. return;
  520. iwl_send_statistics_request(priv, CMD_ASYNC, false);
  521. }
  522. static void iwl_print_cont_event_trace(struct iwl_priv *priv, u32 base,
  523. u32 start_idx, u32 num_events,
  524. u32 mode)
  525. {
  526. u32 i;
  527. u32 ptr; /* SRAM byte address of log data */
  528. u32 ev, time, data; /* event log data */
  529. unsigned long reg_flags;
  530. if (mode == 0)
  531. ptr = base + (4 * sizeof(u32)) + (start_idx * 2 * sizeof(u32));
  532. else
  533. ptr = base + (4 * sizeof(u32)) + (start_idx * 3 * sizeof(u32));
  534. /* Make sure device is powered up for SRAM reads */
  535. spin_lock_irqsave(&priv->reg_lock, reg_flags);
  536. if (iwl_grab_nic_access(priv)) {
  537. spin_unlock_irqrestore(&priv->reg_lock, reg_flags);
  538. return;
  539. }
  540. /* Set starting address; reads will auto-increment */
  541. _iwl_write_direct32(priv, HBUS_TARG_MEM_RADDR, ptr);
  542. rmb();
  543. /*
  544. * "time" is actually "data" for mode 0 (no timestamp).
  545. * place event id # at far right for easier visual parsing.
  546. */
  547. for (i = 0; i < num_events; i++) {
  548. ev = _iwl_read_direct32(priv, HBUS_TARG_MEM_RDAT);
  549. time = _iwl_read_direct32(priv, HBUS_TARG_MEM_RDAT);
  550. if (mode == 0) {
  551. trace_iwlwifi_dev_ucode_cont_event(priv,
  552. 0, time, ev);
  553. } else {
  554. data = _iwl_read_direct32(priv, HBUS_TARG_MEM_RDAT);
  555. trace_iwlwifi_dev_ucode_cont_event(priv,
  556. time, data, ev);
  557. }
  558. }
  559. /* Allow device to power down */
  560. iwl_release_nic_access(priv);
  561. spin_unlock_irqrestore(&priv->reg_lock, reg_flags);
  562. }
  563. static void iwl_continuous_event_trace(struct iwl_priv *priv)
  564. {
  565. u32 capacity; /* event log capacity in # entries */
  566. u32 base; /* SRAM byte address of event log header */
  567. u32 mode; /* 0 - no timestamp, 1 - timestamp recorded */
  568. u32 num_wraps; /* # times uCode wrapped to top of log */
  569. u32 next_entry; /* index of next entry to be written by uCode */
  570. if (priv->ucode_type == UCODE_INIT)
  571. base = le32_to_cpu(priv->card_alive_init.error_event_table_ptr);
  572. else
  573. base = le32_to_cpu(priv->card_alive.log_event_table_ptr);
  574. if (priv->cfg->ops->lib->is_valid_rtc_data_addr(base)) {
  575. capacity = iwl_read_targ_mem(priv, base);
  576. num_wraps = iwl_read_targ_mem(priv, base + (2 * sizeof(u32)));
  577. mode = iwl_read_targ_mem(priv, base + (1 * sizeof(u32)));
  578. next_entry = iwl_read_targ_mem(priv, base + (3 * sizeof(u32)));
  579. } else
  580. return;
  581. if (num_wraps == priv->event_log.num_wraps) {
  582. iwl_print_cont_event_trace(priv,
  583. base, priv->event_log.next_entry,
  584. next_entry - priv->event_log.next_entry,
  585. mode);
  586. priv->event_log.non_wraps_count++;
  587. } else {
  588. if ((num_wraps - priv->event_log.num_wraps) > 1)
  589. priv->event_log.wraps_more_count++;
  590. else
  591. priv->event_log.wraps_once_count++;
  592. trace_iwlwifi_dev_ucode_wrap_event(priv,
  593. num_wraps - priv->event_log.num_wraps,
  594. next_entry, priv->event_log.next_entry);
  595. if (next_entry < priv->event_log.next_entry) {
  596. iwl_print_cont_event_trace(priv, base,
  597. priv->event_log.next_entry,
  598. capacity - priv->event_log.next_entry,
  599. mode);
  600. iwl_print_cont_event_trace(priv, base, 0,
  601. next_entry, mode);
  602. } else {
  603. iwl_print_cont_event_trace(priv, base,
  604. next_entry, capacity - next_entry,
  605. mode);
  606. iwl_print_cont_event_trace(priv, base, 0,
  607. next_entry, mode);
  608. }
  609. }
  610. priv->event_log.num_wraps = num_wraps;
  611. priv->event_log.next_entry = next_entry;
  612. }
  613. /**
  614. * iwl_bg_ucode_trace - Timer callback to log ucode event
  615. *
  616. * The timer is continually set to execute every
  617. * UCODE_TRACE_PERIOD milliseconds after the last timer expired
  618. * this function is to perform continuous uCode event logging operation
  619. * if enabled
  620. */
  621. static void iwl_bg_ucode_trace(unsigned long data)
  622. {
  623. struct iwl_priv *priv = (struct iwl_priv *)data;
  624. if (test_bit(STATUS_EXIT_PENDING, &priv->status))
  625. return;
  626. if (priv->event_log.ucode_trace) {
  627. iwl_continuous_event_trace(priv);
  628. /* Reschedule the timer to occur in UCODE_TRACE_PERIOD */
  629. mod_timer(&priv->ucode_trace,
  630. jiffies + msecs_to_jiffies(UCODE_TRACE_PERIOD));
  631. }
  632. }
  633. static void iwl_rx_beacon_notif(struct iwl_priv *priv,
  634. struct iwl_rx_mem_buffer *rxb)
  635. {
  636. #ifdef CONFIG_IWLWIFI_DEBUG
  637. struct iwl_rx_packet *pkt = rxb_addr(rxb);
  638. struct iwl4965_beacon_notif *beacon =
  639. (struct iwl4965_beacon_notif *)pkt->u.raw;
  640. u8 rate = iwl_hw_get_rate(beacon->beacon_notify_hdr.rate_n_flags);
  641. IWL_DEBUG_RX(priv, "beacon status %x retries %d iss %d "
  642. "tsf %d %d rate %d\n",
  643. le32_to_cpu(beacon->beacon_notify_hdr.u.status) & TX_STATUS_MSK,
  644. beacon->beacon_notify_hdr.failure_frame,
  645. le32_to_cpu(beacon->ibss_mgr_status),
  646. le32_to_cpu(beacon->high_tsf),
  647. le32_to_cpu(beacon->low_tsf), rate);
  648. #endif
  649. if ((priv->iw_mode == NL80211_IFTYPE_AP) &&
  650. (!test_bit(STATUS_EXIT_PENDING, &priv->status)))
  651. queue_work(priv->workqueue, &priv->beacon_update);
  652. }
  653. /* Handle notification from uCode that card's power state is changing
  654. * due to software, hardware, or critical temperature RFKILL */
  655. static void iwl_rx_card_state_notif(struct iwl_priv *priv,
  656. struct iwl_rx_mem_buffer *rxb)
  657. {
  658. struct iwl_rx_packet *pkt = rxb_addr(rxb);
  659. u32 flags = le32_to_cpu(pkt->u.card_state_notif.flags);
  660. unsigned long status = priv->status;
  661. IWL_DEBUG_RF_KILL(priv, "Card state received: HW:%s SW:%s CT:%s\n",
  662. (flags & HW_CARD_DISABLED) ? "Kill" : "On",
  663. (flags & SW_CARD_DISABLED) ? "Kill" : "On",
  664. (flags & CT_CARD_DISABLED) ?
  665. "Reached" : "Not reached");
  666. if (flags & (SW_CARD_DISABLED | HW_CARD_DISABLED |
  667. CT_CARD_DISABLED)) {
  668. iwl_write32(priv, CSR_UCODE_DRV_GP1_SET,
  669. CSR_UCODE_DRV_GP1_BIT_CMD_BLOCKED);
  670. iwl_write_direct32(priv, HBUS_TARG_MBX_C,
  671. HBUS_TARG_MBX_C_REG_BIT_CMD_BLOCKED);
  672. if (!(flags & RXON_CARD_DISABLED)) {
  673. iwl_write32(priv, CSR_UCODE_DRV_GP1_CLR,
  674. CSR_UCODE_DRV_GP1_BIT_CMD_BLOCKED);
  675. iwl_write_direct32(priv, HBUS_TARG_MBX_C,
  676. HBUS_TARG_MBX_C_REG_BIT_CMD_BLOCKED);
  677. }
  678. if (flags & CT_CARD_DISABLED)
  679. iwl_tt_enter_ct_kill(priv);
  680. }
  681. if (!(flags & CT_CARD_DISABLED))
  682. iwl_tt_exit_ct_kill(priv);
  683. if (flags & HW_CARD_DISABLED)
  684. set_bit(STATUS_RF_KILL_HW, &priv->status);
  685. else
  686. clear_bit(STATUS_RF_KILL_HW, &priv->status);
  687. if (!(flags & RXON_CARD_DISABLED))
  688. iwl_scan_cancel(priv);
  689. if ((test_bit(STATUS_RF_KILL_HW, &status) !=
  690. test_bit(STATUS_RF_KILL_HW, &priv->status)))
  691. wiphy_rfkill_set_hw_state(priv->hw->wiphy,
  692. test_bit(STATUS_RF_KILL_HW, &priv->status));
  693. else
  694. wake_up_interruptible(&priv->wait_command_queue);
  695. }
  696. int iwl_set_pwr_src(struct iwl_priv *priv, enum iwl_pwr_src src)
  697. {
  698. if (src == IWL_PWR_SRC_VAUX) {
  699. if (pci_pme_capable(priv->pci_dev, PCI_D3cold))
  700. iwl_set_bits_mask_prph(priv, APMG_PS_CTRL_REG,
  701. APMG_PS_CTRL_VAL_PWR_SRC_VAUX,
  702. ~APMG_PS_CTRL_MSK_PWR_SRC);
  703. } else {
  704. iwl_set_bits_mask_prph(priv, APMG_PS_CTRL_REG,
  705. APMG_PS_CTRL_VAL_PWR_SRC_VMAIN,
  706. ~APMG_PS_CTRL_MSK_PWR_SRC);
  707. }
  708. return 0;
  709. }
  710. /**
  711. * iwl_setup_rx_handlers - Initialize Rx handler callbacks
  712. *
  713. * Setup the RX handlers for each of the reply types sent from the uCode
  714. * to the host.
  715. *
  716. * This function chains into the hardware specific files for them to setup
  717. * any hardware specific handlers as well.
  718. */
  719. static void iwl_setup_rx_handlers(struct iwl_priv *priv)
  720. {
  721. priv->rx_handlers[REPLY_ALIVE] = iwl_rx_reply_alive;
  722. priv->rx_handlers[REPLY_ERROR] = iwl_rx_reply_error;
  723. priv->rx_handlers[CHANNEL_SWITCH_NOTIFICATION] = iwl_rx_csa;
  724. priv->rx_handlers[SPECTRUM_MEASURE_NOTIFICATION] =
  725. iwl_rx_spectrum_measure_notif;
  726. priv->rx_handlers[PM_SLEEP_NOTIFICATION] = iwl_rx_pm_sleep_notif;
  727. priv->rx_handlers[PM_DEBUG_STATISTIC_NOTIFIC] =
  728. iwl_rx_pm_debug_statistics_notif;
  729. priv->rx_handlers[BEACON_NOTIFICATION] = iwl_rx_beacon_notif;
  730. /*
  731. * The same handler is used for both the REPLY to a discrete
  732. * statistics request from the host as well as for the periodic
  733. * statistics notifications (after received beacons) from the uCode.
  734. */
  735. priv->rx_handlers[REPLY_STATISTICS_CMD] = iwl_reply_statistics;
  736. priv->rx_handlers[STATISTICS_NOTIFICATION] = iwl_rx_statistics;
  737. iwl_setup_rx_scan_handlers(priv);
  738. /* status change handler */
  739. priv->rx_handlers[CARD_STATE_NOTIFICATION] = iwl_rx_card_state_notif;
  740. priv->rx_handlers[MISSED_BEACONS_NOTIFICATION] =
  741. iwl_rx_missed_beacon_notif;
  742. /* Rx handlers */
  743. priv->rx_handlers[REPLY_RX_PHY_CMD] = iwlagn_rx_reply_rx_phy;
  744. priv->rx_handlers[REPLY_RX_MPDU_CMD] = iwlagn_rx_reply_rx;
  745. /* block ack */
  746. priv->rx_handlers[REPLY_COMPRESSED_BA] = iwlagn_rx_reply_compressed_ba;
  747. /* Set up hardware specific Rx handlers */
  748. priv->cfg->ops->lib->rx_handler_setup(priv);
  749. }
  750. /**
  751. * iwl_rx_handle - Main entry function for receiving responses from uCode
  752. *
  753. * Uses the priv->rx_handlers callback function array to invoke
  754. * the appropriate handlers, including command responses,
  755. * frame-received notifications, and other notifications.
  756. */
  757. void iwl_rx_handle(struct iwl_priv *priv)
  758. {
  759. struct iwl_rx_mem_buffer *rxb;
  760. struct iwl_rx_packet *pkt;
  761. struct iwl_rx_queue *rxq = &priv->rxq;
  762. u32 r, i;
  763. int reclaim;
  764. unsigned long flags;
  765. u8 fill_rx = 0;
  766. u32 count = 8;
  767. int total_empty;
  768. /* uCode's read index (stored in shared DRAM) indicates the last Rx
  769. * buffer that the driver may process (last buffer filled by ucode). */
  770. r = le16_to_cpu(rxq->rb_stts->closed_rb_num) & 0x0FFF;
  771. i = rxq->read;
  772. /* Rx interrupt, but nothing sent from uCode */
  773. if (i == r)
  774. IWL_DEBUG_RX(priv, "r = %d, i = %d\n", r, i);
  775. /* calculate total frames need to be restock after handling RX */
  776. total_empty = r - rxq->write_actual;
  777. if (total_empty < 0)
  778. total_empty += RX_QUEUE_SIZE;
  779. if (total_empty > (RX_QUEUE_SIZE / 2))
  780. fill_rx = 1;
  781. while (i != r) {
  782. rxb = rxq->queue[i];
  783. /* If an RXB doesn't have a Rx queue slot associated with it,
  784. * then a bug has been introduced in the queue refilling
  785. * routines -- catch it here */
  786. BUG_ON(rxb == NULL);
  787. rxq->queue[i] = NULL;
  788. pci_unmap_page(priv->pci_dev, rxb->page_dma,
  789. PAGE_SIZE << priv->hw_params.rx_page_order,
  790. PCI_DMA_FROMDEVICE);
  791. pkt = rxb_addr(rxb);
  792. trace_iwlwifi_dev_rx(priv, pkt,
  793. le32_to_cpu(pkt->len_n_flags) & FH_RSCSR_FRAME_SIZE_MSK);
  794. /* Reclaim a command buffer only if this packet is a response
  795. * to a (driver-originated) command.
  796. * If the packet (e.g. Rx frame) originated from uCode,
  797. * there is no command buffer to reclaim.
  798. * Ucode should set SEQ_RX_FRAME bit if ucode-originated,
  799. * but apparently a few don't get set; catch them here. */
  800. reclaim = !(pkt->hdr.sequence & SEQ_RX_FRAME) &&
  801. (pkt->hdr.cmd != REPLY_RX_PHY_CMD) &&
  802. (pkt->hdr.cmd != REPLY_RX) &&
  803. (pkt->hdr.cmd != REPLY_RX_MPDU_CMD) &&
  804. (pkt->hdr.cmd != REPLY_COMPRESSED_BA) &&
  805. (pkt->hdr.cmd != STATISTICS_NOTIFICATION) &&
  806. (pkt->hdr.cmd != REPLY_TX);
  807. /* Based on type of command response or notification,
  808. * handle those that need handling via function in
  809. * rx_handlers table. See iwl_setup_rx_handlers() */
  810. if (priv->rx_handlers[pkt->hdr.cmd]) {
  811. IWL_DEBUG_RX(priv, "r = %d, i = %d, %s, 0x%02x\n", r,
  812. i, get_cmd_string(pkt->hdr.cmd), pkt->hdr.cmd);
  813. priv->isr_stats.rx_handlers[pkt->hdr.cmd]++;
  814. priv->rx_handlers[pkt->hdr.cmd] (priv, rxb);
  815. } else {
  816. /* No handling needed */
  817. IWL_DEBUG_RX(priv,
  818. "r %d i %d No handler needed for %s, 0x%02x\n",
  819. r, i, get_cmd_string(pkt->hdr.cmd),
  820. pkt->hdr.cmd);
  821. }
  822. /*
  823. * XXX: After here, we should always check rxb->page
  824. * against NULL before touching it or its virtual
  825. * memory (pkt). Because some rx_handler might have
  826. * already taken or freed the pages.
  827. */
  828. if (reclaim) {
  829. /* Invoke any callbacks, transfer the buffer to caller,
  830. * and fire off the (possibly) blocking iwl_send_cmd()
  831. * as we reclaim the driver command queue */
  832. if (rxb->page)
  833. iwl_tx_cmd_complete(priv, rxb);
  834. else
  835. IWL_WARN(priv, "Claim null rxb?\n");
  836. }
  837. /* Reuse the page if possible. For notification packets and
  838. * SKBs that fail to Rx correctly, add them back into the
  839. * rx_free list for reuse later. */
  840. spin_lock_irqsave(&rxq->lock, flags);
  841. if (rxb->page != NULL) {
  842. rxb->page_dma = pci_map_page(priv->pci_dev, rxb->page,
  843. 0, PAGE_SIZE << priv->hw_params.rx_page_order,
  844. PCI_DMA_FROMDEVICE);
  845. list_add_tail(&rxb->list, &rxq->rx_free);
  846. rxq->free_count++;
  847. } else
  848. list_add_tail(&rxb->list, &rxq->rx_used);
  849. spin_unlock_irqrestore(&rxq->lock, flags);
  850. i = (i + 1) & RX_QUEUE_MASK;
  851. /* If there are a lot of unused frames,
  852. * restock the Rx queue so ucode wont assert. */
  853. if (fill_rx) {
  854. count++;
  855. if (count >= 8) {
  856. rxq->read = i;
  857. iwlagn_rx_replenish_now(priv);
  858. count = 0;
  859. }
  860. }
  861. }
  862. /* Backtrack one entry */
  863. rxq->read = i;
  864. if (fill_rx)
  865. iwlagn_rx_replenish_now(priv);
  866. else
  867. iwlagn_rx_queue_restock(priv);
  868. }
  869. /* call this function to flush any scheduled tasklet */
  870. static inline void iwl_synchronize_irq(struct iwl_priv *priv)
  871. {
  872. /* wait to make sure we flush pending tasklet*/
  873. synchronize_irq(priv->pci_dev->irq);
  874. tasklet_kill(&priv->irq_tasklet);
  875. }
  876. static void iwl_irq_tasklet_legacy(struct iwl_priv *priv)
  877. {
  878. u32 inta, handled = 0;
  879. u32 inta_fh;
  880. unsigned long flags;
  881. u32 i;
  882. #ifdef CONFIG_IWLWIFI_DEBUG
  883. u32 inta_mask;
  884. #endif
  885. spin_lock_irqsave(&priv->lock, flags);
  886. /* Ack/clear/reset pending uCode interrupts.
  887. * Note: Some bits in CSR_INT are "OR" of bits in CSR_FH_INT_STATUS,
  888. * and will clear only when CSR_FH_INT_STATUS gets cleared. */
  889. inta = iwl_read32(priv, CSR_INT);
  890. iwl_write32(priv, CSR_INT, inta);
  891. /* Ack/clear/reset pending flow-handler (DMA) interrupts.
  892. * Any new interrupts that happen after this, either while we're
  893. * in this tasklet, or later, will show up in next ISR/tasklet. */
  894. inta_fh = iwl_read32(priv, CSR_FH_INT_STATUS);
  895. iwl_write32(priv, CSR_FH_INT_STATUS, inta_fh);
  896. #ifdef CONFIG_IWLWIFI_DEBUG
  897. if (iwl_get_debug_level(priv) & IWL_DL_ISR) {
  898. /* just for debug */
  899. inta_mask = iwl_read32(priv, CSR_INT_MASK);
  900. IWL_DEBUG_ISR(priv, "inta 0x%08x, enabled 0x%08x, fh 0x%08x\n",
  901. inta, inta_mask, inta_fh);
  902. }
  903. #endif
  904. spin_unlock_irqrestore(&priv->lock, flags);
  905. /* Since CSR_INT and CSR_FH_INT_STATUS reads and clears are not
  906. * atomic, make sure that inta covers all the interrupts that
  907. * we've discovered, even if FH interrupt came in just after
  908. * reading CSR_INT. */
  909. if (inta_fh & CSR49_FH_INT_RX_MASK)
  910. inta |= CSR_INT_BIT_FH_RX;
  911. if (inta_fh & CSR49_FH_INT_TX_MASK)
  912. inta |= CSR_INT_BIT_FH_TX;
  913. /* Now service all interrupt bits discovered above. */
  914. if (inta & CSR_INT_BIT_HW_ERR) {
  915. IWL_ERR(priv, "Hardware error detected. Restarting.\n");
  916. /* Tell the device to stop sending interrupts */
  917. iwl_disable_interrupts(priv);
  918. priv->isr_stats.hw++;
  919. iwl_irq_handle_error(priv);
  920. handled |= CSR_INT_BIT_HW_ERR;
  921. return;
  922. }
  923. #ifdef CONFIG_IWLWIFI_DEBUG
  924. if (iwl_get_debug_level(priv) & (IWL_DL_ISR)) {
  925. /* NIC fires this, but we don't use it, redundant with WAKEUP */
  926. if (inta & CSR_INT_BIT_SCD) {
  927. IWL_DEBUG_ISR(priv, "Scheduler finished to transmit "
  928. "the frame/frames.\n");
  929. priv->isr_stats.sch++;
  930. }
  931. /* Alive notification via Rx interrupt will do the real work */
  932. if (inta & CSR_INT_BIT_ALIVE) {
  933. IWL_DEBUG_ISR(priv, "Alive interrupt\n");
  934. priv->isr_stats.alive++;
  935. }
  936. }
  937. #endif
  938. /* Safely ignore these bits for debug checks below */
  939. inta &= ~(CSR_INT_BIT_SCD | CSR_INT_BIT_ALIVE);
  940. /* HW RF KILL switch toggled */
  941. if (inta & CSR_INT_BIT_RF_KILL) {
  942. int hw_rf_kill = 0;
  943. if (!(iwl_read32(priv, CSR_GP_CNTRL) &
  944. CSR_GP_CNTRL_REG_FLAG_HW_RF_KILL_SW))
  945. hw_rf_kill = 1;
  946. IWL_WARN(priv, "RF_KILL bit toggled to %s.\n",
  947. hw_rf_kill ? "disable radio" : "enable radio");
  948. priv->isr_stats.rfkill++;
  949. /* driver only loads ucode once setting the interface up.
  950. * the driver allows loading the ucode even if the radio
  951. * is killed. Hence update the killswitch state here. The
  952. * rfkill handler will care about restarting if needed.
  953. */
  954. if (!test_bit(STATUS_ALIVE, &priv->status)) {
  955. if (hw_rf_kill)
  956. set_bit(STATUS_RF_KILL_HW, &priv->status);
  957. else
  958. clear_bit(STATUS_RF_KILL_HW, &priv->status);
  959. wiphy_rfkill_set_hw_state(priv->hw->wiphy, hw_rf_kill);
  960. }
  961. handled |= CSR_INT_BIT_RF_KILL;
  962. }
  963. /* Chip got too hot and stopped itself */
  964. if (inta & CSR_INT_BIT_CT_KILL) {
  965. IWL_ERR(priv, "Microcode CT kill error detected.\n");
  966. priv->isr_stats.ctkill++;
  967. handled |= CSR_INT_BIT_CT_KILL;
  968. }
  969. /* Error detected by uCode */
  970. if (inta & CSR_INT_BIT_SW_ERR) {
  971. IWL_ERR(priv, "Microcode SW error detected. "
  972. " Restarting 0x%X.\n", inta);
  973. priv->isr_stats.sw++;
  974. priv->isr_stats.sw_err = inta;
  975. iwl_irq_handle_error(priv);
  976. handled |= CSR_INT_BIT_SW_ERR;
  977. }
  978. /*
  979. * uCode wakes up after power-down sleep.
  980. * Tell device about any new tx or host commands enqueued,
  981. * and about any Rx buffers made available while asleep.
  982. */
  983. if (inta & CSR_INT_BIT_WAKEUP) {
  984. IWL_DEBUG_ISR(priv, "Wakeup interrupt\n");
  985. iwl_rx_queue_update_write_ptr(priv, &priv->rxq);
  986. for (i = 0; i < priv->hw_params.max_txq_num; i++)
  987. iwl_txq_update_write_ptr(priv, &priv->txq[i]);
  988. priv->isr_stats.wakeup++;
  989. handled |= CSR_INT_BIT_WAKEUP;
  990. }
  991. /* All uCode command responses, including Tx command responses,
  992. * Rx "responses" (frame-received notification), and other
  993. * notifications from uCode come through here*/
  994. if (inta & (CSR_INT_BIT_FH_RX | CSR_INT_BIT_SW_RX)) {
  995. iwl_rx_handle(priv);
  996. priv->isr_stats.rx++;
  997. handled |= (CSR_INT_BIT_FH_RX | CSR_INT_BIT_SW_RX);
  998. }
  999. /* This "Tx" DMA channel is used only for loading uCode */
  1000. if (inta & CSR_INT_BIT_FH_TX) {
  1001. IWL_DEBUG_ISR(priv, "uCode load interrupt\n");
  1002. priv->isr_stats.tx++;
  1003. handled |= CSR_INT_BIT_FH_TX;
  1004. /* Wake up uCode load routine, now that load is complete */
  1005. priv->ucode_write_complete = 1;
  1006. wake_up_interruptible(&priv->wait_command_queue);
  1007. }
  1008. if (inta & ~handled) {
  1009. IWL_ERR(priv, "Unhandled INTA bits 0x%08x\n", inta & ~handled);
  1010. priv->isr_stats.unhandled++;
  1011. }
  1012. if (inta & ~(priv->inta_mask)) {
  1013. IWL_WARN(priv, "Disabled INTA bits 0x%08x were pending\n",
  1014. inta & ~priv->inta_mask);
  1015. IWL_WARN(priv, " with FH_INT = 0x%08x\n", inta_fh);
  1016. }
  1017. /* Re-enable all interrupts */
  1018. /* only Re-enable if diabled by irq */
  1019. if (test_bit(STATUS_INT_ENABLED, &priv->status))
  1020. iwl_enable_interrupts(priv);
  1021. #ifdef CONFIG_IWLWIFI_DEBUG
  1022. if (iwl_get_debug_level(priv) & (IWL_DL_ISR)) {
  1023. inta = iwl_read32(priv, CSR_INT);
  1024. inta_mask = iwl_read32(priv, CSR_INT_MASK);
  1025. inta_fh = iwl_read32(priv, CSR_FH_INT_STATUS);
  1026. IWL_DEBUG_ISR(priv, "End inta 0x%08x, enabled 0x%08x, fh 0x%08x, "
  1027. "flags 0x%08lx\n", inta, inta_mask, inta_fh, flags);
  1028. }
  1029. #endif
  1030. }
  1031. /* tasklet for iwlagn interrupt */
  1032. static void iwl_irq_tasklet(struct iwl_priv *priv)
  1033. {
  1034. u32 inta = 0;
  1035. u32 handled = 0;
  1036. unsigned long flags;
  1037. u32 i;
  1038. #ifdef CONFIG_IWLWIFI_DEBUG
  1039. u32 inta_mask;
  1040. #endif
  1041. spin_lock_irqsave(&priv->lock, flags);
  1042. /* Ack/clear/reset pending uCode interrupts.
  1043. * Note: Some bits in CSR_INT are "OR" of bits in CSR_FH_INT_STATUS,
  1044. */
  1045. /* There is a hardware bug in the interrupt mask function that some
  1046. * interrupts (i.e. CSR_INT_BIT_SCD) can still be generated even if
  1047. * they are disabled in the CSR_INT_MASK register. Furthermore the
  1048. * ICT interrupt handling mechanism has another bug that might cause
  1049. * these unmasked interrupts fail to be detected. We workaround the
  1050. * hardware bugs here by ACKing all the possible interrupts so that
  1051. * interrupt coalescing can still be achieved.
  1052. */
  1053. iwl_write32(priv, CSR_INT, priv->_agn.inta | ~priv->inta_mask);
  1054. inta = priv->_agn.inta;
  1055. #ifdef CONFIG_IWLWIFI_DEBUG
  1056. if (iwl_get_debug_level(priv) & IWL_DL_ISR) {
  1057. /* just for debug */
  1058. inta_mask = iwl_read32(priv, CSR_INT_MASK);
  1059. IWL_DEBUG_ISR(priv, "inta 0x%08x, enabled 0x%08x\n ",
  1060. inta, inta_mask);
  1061. }
  1062. #endif
  1063. spin_unlock_irqrestore(&priv->lock, flags);
  1064. /* saved interrupt in inta variable now we can reset priv->_agn.inta */
  1065. priv->_agn.inta = 0;
  1066. /* Now service all interrupt bits discovered above. */
  1067. if (inta & CSR_INT_BIT_HW_ERR) {
  1068. IWL_ERR(priv, "Hardware error detected. Restarting.\n");
  1069. /* Tell the device to stop sending interrupts */
  1070. iwl_disable_interrupts(priv);
  1071. priv->isr_stats.hw++;
  1072. iwl_irq_handle_error(priv);
  1073. handled |= CSR_INT_BIT_HW_ERR;
  1074. return;
  1075. }
  1076. #ifdef CONFIG_IWLWIFI_DEBUG
  1077. if (iwl_get_debug_level(priv) & (IWL_DL_ISR)) {
  1078. /* NIC fires this, but we don't use it, redundant with WAKEUP */
  1079. if (inta & CSR_INT_BIT_SCD) {
  1080. IWL_DEBUG_ISR(priv, "Scheduler finished to transmit "
  1081. "the frame/frames.\n");
  1082. priv->isr_stats.sch++;
  1083. }
  1084. /* Alive notification via Rx interrupt will do the real work */
  1085. if (inta & CSR_INT_BIT_ALIVE) {
  1086. IWL_DEBUG_ISR(priv, "Alive interrupt\n");
  1087. priv->isr_stats.alive++;
  1088. }
  1089. }
  1090. #endif
  1091. /* Safely ignore these bits for debug checks below */
  1092. inta &= ~(CSR_INT_BIT_SCD | CSR_INT_BIT_ALIVE);
  1093. /* HW RF KILL switch toggled */
  1094. if (inta & CSR_INT_BIT_RF_KILL) {
  1095. int hw_rf_kill = 0;
  1096. if (!(iwl_read32(priv, CSR_GP_CNTRL) &
  1097. CSR_GP_CNTRL_REG_FLAG_HW_RF_KILL_SW))
  1098. hw_rf_kill = 1;
  1099. IWL_WARN(priv, "RF_KILL bit toggled to %s.\n",
  1100. hw_rf_kill ? "disable radio" : "enable radio");
  1101. priv->isr_stats.rfkill++;
  1102. /* driver only loads ucode once setting the interface up.
  1103. * the driver allows loading the ucode even if the radio
  1104. * is killed. Hence update the killswitch state here. The
  1105. * rfkill handler will care about restarting if needed.
  1106. */
  1107. if (!test_bit(STATUS_ALIVE, &priv->status)) {
  1108. if (hw_rf_kill)
  1109. set_bit(STATUS_RF_KILL_HW, &priv->status);
  1110. else
  1111. clear_bit(STATUS_RF_KILL_HW, &priv->status);
  1112. wiphy_rfkill_set_hw_state(priv->hw->wiphy, hw_rf_kill);
  1113. }
  1114. handled |= CSR_INT_BIT_RF_KILL;
  1115. }
  1116. /* Chip got too hot and stopped itself */
  1117. if (inta & CSR_INT_BIT_CT_KILL) {
  1118. IWL_ERR(priv, "Microcode CT kill error detected.\n");
  1119. priv->isr_stats.ctkill++;
  1120. handled |= CSR_INT_BIT_CT_KILL;
  1121. }
  1122. /* Error detected by uCode */
  1123. if (inta & CSR_INT_BIT_SW_ERR) {
  1124. IWL_ERR(priv, "Microcode SW error detected. "
  1125. " Restarting 0x%X.\n", inta);
  1126. priv->isr_stats.sw++;
  1127. priv->isr_stats.sw_err = inta;
  1128. iwl_irq_handle_error(priv);
  1129. handled |= CSR_INT_BIT_SW_ERR;
  1130. }
  1131. /* uCode wakes up after power-down sleep */
  1132. if (inta & CSR_INT_BIT_WAKEUP) {
  1133. IWL_DEBUG_ISR(priv, "Wakeup interrupt\n");
  1134. iwl_rx_queue_update_write_ptr(priv, &priv->rxq);
  1135. for (i = 0; i < priv->hw_params.max_txq_num; i++)
  1136. iwl_txq_update_write_ptr(priv, &priv->txq[i]);
  1137. priv->isr_stats.wakeup++;
  1138. handled |= CSR_INT_BIT_WAKEUP;
  1139. }
  1140. /* All uCode command responses, including Tx command responses,
  1141. * Rx "responses" (frame-received notification), and other
  1142. * notifications from uCode come through here*/
  1143. if (inta & (CSR_INT_BIT_FH_RX | CSR_INT_BIT_SW_RX |
  1144. CSR_INT_BIT_RX_PERIODIC)) {
  1145. IWL_DEBUG_ISR(priv, "Rx interrupt\n");
  1146. if (inta & (CSR_INT_BIT_FH_RX | CSR_INT_BIT_SW_RX)) {
  1147. handled |= (CSR_INT_BIT_FH_RX | CSR_INT_BIT_SW_RX);
  1148. iwl_write32(priv, CSR_FH_INT_STATUS,
  1149. CSR49_FH_INT_RX_MASK);
  1150. }
  1151. if (inta & CSR_INT_BIT_RX_PERIODIC) {
  1152. handled |= CSR_INT_BIT_RX_PERIODIC;
  1153. iwl_write32(priv, CSR_INT, CSR_INT_BIT_RX_PERIODIC);
  1154. }
  1155. /* Sending RX interrupt require many steps to be done in the
  1156. * the device:
  1157. * 1- write interrupt to current index in ICT table.
  1158. * 2- dma RX frame.
  1159. * 3- update RX shared data to indicate last write index.
  1160. * 4- send interrupt.
  1161. * This could lead to RX race, driver could receive RX interrupt
  1162. * but the shared data changes does not reflect this;
  1163. * periodic interrupt will detect any dangling Rx activity.
  1164. */
  1165. /* Disable periodic interrupt; we use it as just a one-shot. */
  1166. iwl_write8(priv, CSR_INT_PERIODIC_REG,
  1167. CSR_INT_PERIODIC_DIS);
  1168. iwl_rx_handle(priv);
  1169. /*
  1170. * Enable periodic interrupt in 8 msec only if we received
  1171. * real RX interrupt (instead of just periodic int), to catch
  1172. * any dangling Rx interrupt. If it was just the periodic
  1173. * interrupt, there was no dangling Rx activity, and no need
  1174. * to extend the periodic interrupt; one-shot is enough.
  1175. */
  1176. if (inta & (CSR_INT_BIT_FH_RX | CSR_INT_BIT_SW_RX))
  1177. iwl_write8(priv, CSR_INT_PERIODIC_REG,
  1178. CSR_INT_PERIODIC_ENA);
  1179. priv->isr_stats.rx++;
  1180. }
  1181. /* This "Tx" DMA channel is used only for loading uCode */
  1182. if (inta & CSR_INT_BIT_FH_TX) {
  1183. iwl_write32(priv, CSR_FH_INT_STATUS, CSR49_FH_INT_TX_MASK);
  1184. IWL_DEBUG_ISR(priv, "uCode load interrupt\n");
  1185. priv->isr_stats.tx++;
  1186. handled |= CSR_INT_BIT_FH_TX;
  1187. /* Wake up uCode load routine, now that load is complete */
  1188. priv->ucode_write_complete = 1;
  1189. wake_up_interruptible(&priv->wait_command_queue);
  1190. }
  1191. if (inta & ~handled) {
  1192. IWL_ERR(priv, "Unhandled INTA bits 0x%08x\n", inta & ~handled);
  1193. priv->isr_stats.unhandled++;
  1194. }
  1195. if (inta & ~(priv->inta_mask)) {
  1196. IWL_WARN(priv, "Disabled INTA bits 0x%08x were pending\n",
  1197. inta & ~priv->inta_mask);
  1198. }
  1199. /* Re-enable all interrupts */
  1200. /* only Re-enable if diabled by irq */
  1201. if (test_bit(STATUS_INT_ENABLED, &priv->status))
  1202. iwl_enable_interrupts(priv);
  1203. }
  1204. /* the threshold ratio of actual_ack_cnt to expected_ack_cnt in percent */
  1205. #define ACK_CNT_RATIO (50)
  1206. #define BA_TIMEOUT_CNT (5)
  1207. #define BA_TIMEOUT_MAX (16)
  1208. /**
  1209. * iwl_good_ack_health - checks for ACK count ratios, BA timeout retries.
  1210. *
  1211. * When the ACK count ratio is 0 and aggregated BA timeout retries exceeding
  1212. * the BA_TIMEOUT_MAX, reload firmware and bring system back to normal
  1213. * operation state.
  1214. */
  1215. bool iwl_good_ack_health(struct iwl_priv *priv,
  1216. struct iwl_rx_packet *pkt)
  1217. {
  1218. bool rc = true;
  1219. int actual_ack_cnt_delta, expected_ack_cnt_delta;
  1220. int ba_timeout_delta;
  1221. actual_ack_cnt_delta =
  1222. le32_to_cpu(pkt->u.stats.tx.actual_ack_cnt) -
  1223. le32_to_cpu(priv->statistics.tx.actual_ack_cnt);
  1224. expected_ack_cnt_delta =
  1225. le32_to_cpu(pkt->u.stats.tx.expected_ack_cnt) -
  1226. le32_to_cpu(priv->statistics.tx.expected_ack_cnt);
  1227. ba_timeout_delta =
  1228. le32_to_cpu(pkt->u.stats.tx.agg.ba_timeout) -
  1229. le32_to_cpu(priv->statistics.tx.agg.ba_timeout);
  1230. if ((priv->_agn.agg_tids_count > 0) &&
  1231. (expected_ack_cnt_delta > 0) &&
  1232. (((actual_ack_cnt_delta * 100) / expected_ack_cnt_delta)
  1233. < ACK_CNT_RATIO) &&
  1234. (ba_timeout_delta > BA_TIMEOUT_CNT)) {
  1235. IWL_DEBUG_RADIO(priv, "actual_ack_cnt delta = %d,"
  1236. " expected_ack_cnt = %d\n",
  1237. actual_ack_cnt_delta, expected_ack_cnt_delta);
  1238. #ifdef CONFIG_IWLWIFI_DEBUG
  1239. IWL_DEBUG_RADIO(priv, "rx_detected_cnt delta = %d\n",
  1240. priv->delta_statistics.tx.rx_detected_cnt);
  1241. IWL_DEBUG_RADIO(priv,
  1242. "ack_or_ba_timeout_collision delta = %d\n",
  1243. priv->delta_statistics.tx.
  1244. ack_or_ba_timeout_collision);
  1245. #endif
  1246. IWL_DEBUG_RADIO(priv, "agg ba_timeout delta = %d\n",
  1247. ba_timeout_delta);
  1248. if (!actual_ack_cnt_delta &&
  1249. (ba_timeout_delta >= BA_TIMEOUT_MAX))
  1250. rc = false;
  1251. }
  1252. return rc;
  1253. }
  1254. /******************************************************************************
  1255. *
  1256. * uCode download functions
  1257. *
  1258. ******************************************************************************/
  1259. static void iwl_dealloc_ucode_pci(struct iwl_priv *priv)
  1260. {
  1261. iwl_free_fw_desc(priv->pci_dev, &priv->ucode_code);
  1262. iwl_free_fw_desc(priv->pci_dev, &priv->ucode_data);
  1263. iwl_free_fw_desc(priv->pci_dev, &priv->ucode_data_backup);
  1264. iwl_free_fw_desc(priv->pci_dev, &priv->ucode_init);
  1265. iwl_free_fw_desc(priv->pci_dev, &priv->ucode_init_data);
  1266. iwl_free_fw_desc(priv->pci_dev, &priv->ucode_boot);
  1267. }
  1268. static void iwl_nic_start(struct iwl_priv *priv)
  1269. {
  1270. /* Remove all resets to allow NIC to operate */
  1271. iwl_write32(priv, CSR_RESET, 0);
  1272. }
  1273. static void iwl_ucode_callback(const struct firmware *ucode_raw, void *context);
  1274. static int iwl_mac_setup_register(struct iwl_priv *priv);
  1275. static int __must_check iwl_request_firmware(struct iwl_priv *priv, bool first)
  1276. {
  1277. const char *name_pre = priv->cfg->fw_name_pre;
  1278. if (first)
  1279. priv->fw_index = priv->cfg->ucode_api_max;
  1280. else
  1281. priv->fw_index--;
  1282. if (priv->fw_index < priv->cfg->ucode_api_min) {
  1283. IWL_ERR(priv, "no suitable firmware found!\n");
  1284. return -ENOENT;
  1285. }
  1286. sprintf(priv->firmware_name, "%s%d%s",
  1287. name_pre, priv->fw_index, ".ucode");
  1288. IWL_DEBUG_INFO(priv, "attempting to load firmware '%s'\n",
  1289. priv->firmware_name);
  1290. return request_firmware_nowait(THIS_MODULE, 1, priv->firmware_name,
  1291. &priv->pci_dev->dev, GFP_KERNEL, priv,
  1292. iwl_ucode_callback);
  1293. }
  1294. /**
  1295. * iwl_ucode_callback - callback when firmware was loaded
  1296. *
  1297. * If loaded successfully, copies the firmware into buffers
  1298. * for the card to fetch (via DMA).
  1299. */
  1300. static void iwl_ucode_callback(const struct firmware *ucode_raw, void *context)
  1301. {
  1302. struct iwl_priv *priv = context;
  1303. struct iwl_ucode_header *ucode;
  1304. const unsigned int api_max = priv->cfg->ucode_api_max;
  1305. const unsigned int api_min = priv->cfg->ucode_api_min;
  1306. u8 *src;
  1307. size_t len;
  1308. u32 api_ver, build;
  1309. u32 inst_size, data_size, init_size, init_data_size, boot_size;
  1310. int err;
  1311. u16 eeprom_ver;
  1312. if (!ucode_raw) {
  1313. IWL_ERR(priv, "request for firmware file '%s' failed.\n",
  1314. priv->firmware_name);
  1315. goto try_again;
  1316. }
  1317. IWL_DEBUG_INFO(priv, "Loaded firmware file '%s' (%zd bytes).\n",
  1318. priv->firmware_name, ucode_raw->size);
  1319. /* Make sure that we got at least the v1 header! */
  1320. if (ucode_raw->size < priv->cfg->ops->ucode->get_header_size(1)) {
  1321. IWL_ERR(priv, "File size way too small!\n");
  1322. goto try_again;
  1323. }
  1324. /* Data from ucode file: header followed by uCode images */
  1325. ucode = (struct iwl_ucode_header *)ucode_raw->data;
  1326. priv->ucode_ver = le32_to_cpu(ucode->ver);
  1327. api_ver = IWL_UCODE_API(priv->ucode_ver);
  1328. build = priv->cfg->ops->ucode->get_build(ucode, api_ver);
  1329. inst_size = priv->cfg->ops->ucode->get_inst_size(ucode, api_ver);
  1330. data_size = priv->cfg->ops->ucode->get_data_size(ucode, api_ver);
  1331. init_size = priv->cfg->ops->ucode->get_init_size(ucode, api_ver);
  1332. init_data_size =
  1333. priv->cfg->ops->ucode->get_init_data_size(ucode, api_ver);
  1334. boot_size = priv->cfg->ops->ucode->get_boot_size(ucode, api_ver);
  1335. src = priv->cfg->ops->ucode->get_data(ucode, api_ver);
  1336. /* api_ver should match the api version forming part of the
  1337. * firmware filename ... but we don't check for that and only rely
  1338. * on the API version read from firmware header from here on forward */
  1339. if (api_ver < api_min || api_ver > api_max) {
  1340. IWL_ERR(priv, "Driver unable to support your firmware API. "
  1341. "Driver supports v%u, firmware is v%u.\n",
  1342. api_max, api_ver);
  1343. goto try_again;
  1344. }
  1345. if (api_ver != api_max)
  1346. IWL_ERR(priv, "Firmware has old API version. Expected v%u, "
  1347. "got v%u. New firmware can be obtained "
  1348. "from http://www.intellinuxwireless.org.\n",
  1349. api_max, api_ver);
  1350. IWL_INFO(priv, "loaded firmware version %u.%u.%u.%u\n",
  1351. IWL_UCODE_MAJOR(priv->ucode_ver),
  1352. IWL_UCODE_MINOR(priv->ucode_ver),
  1353. IWL_UCODE_API(priv->ucode_ver),
  1354. IWL_UCODE_SERIAL(priv->ucode_ver));
  1355. snprintf(priv->hw->wiphy->fw_version,
  1356. sizeof(priv->hw->wiphy->fw_version),
  1357. "%u.%u.%u.%u",
  1358. IWL_UCODE_MAJOR(priv->ucode_ver),
  1359. IWL_UCODE_MINOR(priv->ucode_ver),
  1360. IWL_UCODE_API(priv->ucode_ver),
  1361. IWL_UCODE_SERIAL(priv->ucode_ver));
  1362. if (build)
  1363. IWL_DEBUG_INFO(priv, "Build %u\n", build);
  1364. eeprom_ver = iwl_eeprom_query16(priv, EEPROM_VERSION);
  1365. IWL_DEBUG_INFO(priv, "NVM Type: %s, version: 0x%x\n",
  1366. (priv->nvm_device_type == NVM_DEVICE_TYPE_OTP)
  1367. ? "OTP" : "EEPROM", eeprom_ver);
  1368. IWL_DEBUG_INFO(priv, "f/w package hdr ucode version raw = 0x%x\n",
  1369. priv->ucode_ver);
  1370. IWL_DEBUG_INFO(priv, "f/w package hdr runtime inst size = %u\n",
  1371. inst_size);
  1372. IWL_DEBUG_INFO(priv, "f/w package hdr runtime data size = %u\n",
  1373. data_size);
  1374. IWL_DEBUG_INFO(priv, "f/w package hdr init inst size = %u\n",
  1375. init_size);
  1376. IWL_DEBUG_INFO(priv, "f/w package hdr init data size = %u\n",
  1377. init_data_size);
  1378. IWL_DEBUG_INFO(priv, "f/w package hdr boot inst size = %u\n",
  1379. boot_size);
  1380. /*
  1381. * For any of the failures below (before allocating pci memory)
  1382. * we will try to load a version with a smaller API -- maybe the
  1383. * user just got a corrupted version of the latest API.
  1384. */
  1385. /* Verify size of file vs. image size info in file's header */
  1386. if (ucode_raw->size !=
  1387. priv->cfg->ops->ucode->get_header_size(api_ver) +
  1388. inst_size + data_size + init_size +
  1389. init_data_size + boot_size) {
  1390. IWL_DEBUG_INFO(priv,
  1391. "uCode file size %d does not match expected size\n",
  1392. (int)ucode_raw->size);
  1393. goto try_again;
  1394. }
  1395. /* Verify that uCode images will fit in card's SRAM */
  1396. if (inst_size > priv->hw_params.max_inst_size) {
  1397. IWL_DEBUG_INFO(priv, "uCode instr len %d too large to fit in\n",
  1398. inst_size);
  1399. goto try_again;
  1400. }
  1401. if (data_size > priv->hw_params.max_data_size) {
  1402. IWL_DEBUG_INFO(priv, "uCode data len %d too large to fit in\n",
  1403. data_size);
  1404. goto try_again;
  1405. }
  1406. if (init_size > priv->hw_params.max_inst_size) {
  1407. IWL_INFO(priv, "uCode init instr len %d too large to fit in\n",
  1408. init_size);
  1409. goto try_again;
  1410. }
  1411. if (init_data_size > priv->hw_params.max_data_size) {
  1412. IWL_INFO(priv, "uCode init data len %d too large to fit in\n",
  1413. init_data_size);
  1414. goto try_again;
  1415. }
  1416. if (boot_size > priv->hw_params.max_bsm_size) {
  1417. IWL_INFO(priv, "uCode boot instr len %d too large to fit in\n",
  1418. boot_size);
  1419. goto try_again;
  1420. }
  1421. /* Allocate ucode buffers for card's bus-master loading ... */
  1422. /* Runtime instructions and 2 copies of data:
  1423. * 1) unmodified from disk
  1424. * 2) backup cache for save/restore during power-downs */
  1425. priv->ucode_code.len = inst_size;
  1426. iwl_alloc_fw_desc(priv->pci_dev, &priv->ucode_code);
  1427. priv->ucode_data.len = data_size;
  1428. iwl_alloc_fw_desc(priv->pci_dev, &priv->ucode_data);
  1429. priv->ucode_data_backup.len = data_size;
  1430. iwl_alloc_fw_desc(priv->pci_dev, &priv->ucode_data_backup);
  1431. if (!priv->ucode_code.v_addr || !priv->ucode_data.v_addr ||
  1432. !priv->ucode_data_backup.v_addr)
  1433. goto err_pci_alloc;
  1434. /* Initialization instructions and data */
  1435. if (init_size && init_data_size) {
  1436. priv->ucode_init.len = init_size;
  1437. iwl_alloc_fw_desc(priv->pci_dev, &priv->ucode_init);
  1438. priv->ucode_init_data.len = init_data_size;
  1439. iwl_alloc_fw_desc(priv->pci_dev, &priv->ucode_init_data);
  1440. if (!priv->ucode_init.v_addr || !priv->ucode_init_data.v_addr)
  1441. goto err_pci_alloc;
  1442. }
  1443. /* Bootstrap (instructions only, no data) */
  1444. if (boot_size) {
  1445. priv->ucode_boot.len = boot_size;
  1446. iwl_alloc_fw_desc(priv->pci_dev, &priv->ucode_boot);
  1447. if (!priv->ucode_boot.v_addr)
  1448. goto err_pci_alloc;
  1449. }
  1450. /* Copy images into buffers for card's bus-master reads ... */
  1451. /* Runtime instructions (first block of data in file) */
  1452. len = inst_size;
  1453. IWL_DEBUG_INFO(priv, "Copying (but not loading) uCode instr len %Zd\n", len);
  1454. memcpy(priv->ucode_code.v_addr, src, len);
  1455. src += len;
  1456. IWL_DEBUG_INFO(priv, "uCode instr buf vaddr = 0x%p, paddr = 0x%08x\n",
  1457. priv->ucode_code.v_addr, (u32)priv->ucode_code.p_addr);
  1458. /* Runtime data (2nd block)
  1459. * NOTE: Copy into backup buffer will be done in iwl_up() */
  1460. len = data_size;
  1461. IWL_DEBUG_INFO(priv, "Copying (but not loading) uCode data len %Zd\n", len);
  1462. memcpy(priv->ucode_data.v_addr, src, len);
  1463. memcpy(priv->ucode_data_backup.v_addr, src, len);
  1464. src += len;
  1465. /* Initialization instructions (3rd block) */
  1466. if (init_size) {
  1467. len = init_size;
  1468. IWL_DEBUG_INFO(priv, "Copying (but not loading) init instr len %Zd\n",
  1469. len);
  1470. memcpy(priv->ucode_init.v_addr, src, len);
  1471. src += len;
  1472. }
  1473. /* Initialization data (4th block) */
  1474. if (init_data_size) {
  1475. len = init_data_size;
  1476. IWL_DEBUG_INFO(priv, "Copying (but not loading) init data len %Zd\n",
  1477. len);
  1478. memcpy(priv->ucode_init_data.v_addr, src, len);
  1479. src += len;
  1480. }
  1481. /* Bootstrap instructions (5th block) */
  1482. len = boot_size;
  1483. IWL_DEBUG_INFO(priv, "Copying (but not loading) boot instr len %Zd\n", len);
  1484. memcpy(priv->ucode_boot.v_addr, src, len);
  1485. /**************************************************
  1486. * This is still part of probe() in a sense...
  1487. *
  1488. * 9. Setup and register with mac80211 and debugfs
  1489. **************************************************/
  1490. err = iwl_mac_setup_register(priv);
  1491. if (err)
  1492. goto out_unbind;
  1493. err = iwl_dbgfs_register(priv, DRV_NAME);
  1494. if (err)
  1495. IWL_ERR(priv, "failed to create debugfs files. Ignoring error: %d\n", err);
  1496. /* We have our copies now, allow OS release its copies */
  1497. release_firmware(ucode_raw);
  1498. return;
  1499. try_again:
  1500. /* try next, if any */
  1501. if (iwl_request_firmware(priv, false))
  1502. goto out_unbind;
  1503. release_firmware(ucode_raw);
  1504. return;
  1505. err_pci_alloc:
  1506. IWL_ERR(priv, "failed to allocate pci memory\n");
  1507. iwl_dealloc_ucode_pci(priv);
  1508. out_unbind:
  1509. device_release_driver(&priv->pci_dev->dev);
  1510. release_firmware(ucode_raw);
  1511. }
  1512. static const char *desc_lookup_text[] = {
  1513. "OK",
  1514. "FAIL",
  1515. "BAD_PARAM",
  1516. "BAD_CHECKSUM",
  1517. "NMI_INTERRUPT_WDG",
  1518. "SYSASSERT",
  1519. "FATAL_ERROR",
  1520. "BAD_COMMAND",
  1521. "HW_ERROR_TUNE_LOCK",
  1522. "HW_ERROR_TEMPERATURE",
  1523. "ILLEGAL_CHAN_FREQ",
  1524. "VCC_NOT_STABLE",
  1525. "FH_ERROR",
  1526. "NMI_INTERRUPT_HOST",
  1527. "NMI_INTERRUPT_ACTION_PT",
  1528. "NMI_INTERRUPT_UNKNOWN",
  1529. "UCODE_VERSION_MISMATCH",
  1530. "HW_ERROR_ABS_LOCK",
  1531. "HW_ERROR_CAL_LOCK_FAIL",
  1532. "NMI_INTERRUPT_INST_ACTION_PT",
  1533. "NMI_INTERRUPT_DATA_ACTION_PT",
  1534. "NMI_TRM_HW_ER",
  1535. "NMI_INTERRUPT_TRM",
  1536. "NMI_INTERRUPT_BREAK_POINT"
  1537. "DEBUG_0",
  1538. "DEBUG_1",
  1539. "DEBUG_2",
  1540. "DEBUG_3",
  1541. "ADVANCED SYSASSERT"
  1542. };
  1543. static const char *desc_lookup(int i)
  1544. {
  1545. int max = ARRAY_SIZE(desc_lookup_text) - 1;
  1546. if (i < 0 || i > max)
  1547. i = max;
  1548. return desc_lookup_text[i];
  1549. }
  1550. #define ERROR_START_OFFSET (1 * sizeof(u32))
  1551. #define ERROR_ELEM_SIZE (7 * sizeof(u32))
  1552. void iwl_dump_nic_error_log(struct iwl_priv *priv)
  1553. {
  1554. u32 data2, line;
  1555. u32 desc, time, count, base, data1;
  1556. u32 blink1, blink2, ilink1, ilink2;
  1557. if (priv->ucode_type == UCODE_INIT)
  1558. base = le32_to_cpu(priv->card_alive_init.error_event_table_ptr);
  1559. else
  1560. base = le32_to_cpu(priv->card_alive.error_event_table_ptr);
  1561. if (!priv->cfg->ops->lib->is_valid_rtc_data_addr(base)) {
  1562. IWL_ERR(priv,
  1563. "Not valid error log pointer 0x%08X for %s uCode\n",
  1564. base, (priv->ucode_type == UCODE_INIT) ? "Init" : "RT");
  1565. return;
  1566. }
  1567. count = iwl_read_targ_mem(priv, base);
  1568. if (ERROR_START_OFFSET <= count * ERROR_ELEM_SIZE) {
  1569. IWL_ERR(priv, "Start IWL Error Log Dump:\n");
  1570. IWL_ERR(priv, "Status: 0x%08lX, count: %d\n",
  1571. priv->status, count);
  1572. }
  1573. desc = iwl_read_targ_mem(priv, base + 1 * sizeof(u32));
  1574. blink1 = iwl_read_targ_mem(priv, base + 3 * sizeof(u32));
  1575. blink2 = iwl_read_targ_mem(priv, base + 4 * sizeof(u32));
  1576. ilink1 = iwl_read_targ_mem(priv, base + 5 * sizeof(u32));
  1577. ilink2 = iwl_read_targ_mem(priv, base + 6 * sizeof(u32));
  1578. data1 = iwl_read_targ_mem(priv, base + 7 * sizeof(u32));
  1579. data2 = iwl_read_targ_mem(priv, base + 8 * sizeof(u32));
  1580. line = iwl_read_targ_mem(priv, base + 9 * sizeof(u32));
  1581. time = iwl_read_targ_mem(priv, base + 11 * sizeof(u32));
  1582. trace_iwlwifi_dev_ucode_error(priv, desc, time, data1, data2, line,
  1583. blink1, blink2, ilink1, ilink2);
  1584. IWL_ERR(priv, "Desc Time "
  1585. "data1 data2 line\n");
  1586. IWL_ERR(priv, "%-28s (#%02d) %010u 0x%08X 0x%08X %u\n",
  1587. desc_lookup(desc), desc, time, data1, data2, line);
  1588. IWL_ERR(priv, "blink1 blink2 ilink1 ilink2\n");
  1589. IWL_ERR(priv, "0x%05X 0x%05X 0x%05X 0x%05X\n", blink1, blink2,
  1590. ilink1, ilink2);
  1591. }
  1592. #define EVENT_START_OFFSET (4 * sizeof(u32))
  1593. /**
  1594. * iwl_print_event_log - Dump error event log to syslog
  1595. *
  1596. */
  1597. static int iwl_print_event_log(struct iwl_priv *priv, u32 start_idx,
  1598. u32 num_events, u32 mode,
  1599. int pos, char **buf, size_t bufsz)
  1600. {
  1601. u32 i;
  1602. u32 base; /* SRAM byte address of event log header */
  1603. u32 event_size; /* 2 u32s, or 3 u32s if timestamp recorded */
  1604. u32 ptr; /* SRAM byte address of log data */
  1605. u32 ev, time, data; /* event log data */
  1606. unsigned long reg_flags;
  1607. if (num_events == 0)
  1608. return pos;
  1609. if (priv->ucode_type == UCODE_INIT)
  1610. base = le32_to_cpu(priv->card_alive_init.log_event_table_ptr);
  1611. else
  1612. base = le32_to_cpu(priv->card_alive.log_event_table_ptr);
  1613. if (mode == 0)
  1614. event_size = 2 * sizeof(u32);
  1615. else
  1616. event_size = 3 * sizeof(u32);
  1617. ptr = base + EVENT_START_OFFSET + (start_idx * event_size);
  1618. /* Make sure device is powered up for SRAM reads */
  1619. spin_lock_irqsave(&priv->reg_lock, reg_flags);
  1620. iwl_grab_nic_access(priv);
  1621. /* Set starting address; reads will auto-increment */
  1622. _iwl_write_direct32(priv, HBUS_TARG_MEM_RADDR, ptr);
  1623. rmb();
  1624. /* "time" is actually "data" for mode 0 (no timestamp).
  1625. * place event id # at far right for easier visual parsing. */
  1626. for (i = 0; i < num_events; i++) {
  1627. ev = _iwl_read_direct32(priv, HBUS_TARG_MEM_RDAT);
  1628. time = _iwl_read_direct32(priv, HBUS_TARG_MEM_RDAT);
  1629. if (mode == 0) {
  1630. /* data, ev */
  1631. if (bufsz) {
  1632. pos += scnprintf(*buf + pos, bufsz - pos,
  1633. "EVT_LOG:0x%08x:%04u\n",
  1634. time, ev);
  1635. } else {
  1636. trace_iwlwifi_dev_ucode_event(priv, 0,
  1637. time, ev);
  1638. IWL_ERR(priv, "EVT_LOG:0x%08x:%04u\n",
  1639. time, ev);
  1640. }
  1641. } else {
  1642. data = _iwl_read_direct32(priv, HBUS_TARG_MEM_RDAT);
  1643. if (bufsz) {
  1644. pos += scnprintf(*buf + pos, bufsz - pos,
  1645. "EVT_LOGT:%010u:0x%08x:%04u\n",
  1646. time, data, ev);
  1647. } else {
  1648. IWL_ERR(priv, "EVT_LOGT:%010u:0x%08x:%04u\n",
  1649. time, data, ev);
  1650. trace_iwlwifi_dev_ucode_event(priv, time,
  1651. data, ev);
  1652. }
  1653. }
  1654. }
  1655. /* Allow device to power down */
  1656. iwl_release_nic_access(priv);
  1657. spin_unlock_irqrestore(&priv->reg_lock, reg_flags);
  1658. return pos;
  1659. }
  1660. /**
  1661. * iwl_print_last_event_logs - Dump the newest # of event log to syslog
  1662. */
  1663. static int iwl_print_last_event_logs(struct iwl_priv *priv, u32 capacity,
  1664. u32 num_wraps, u32 next_entry,
  1665. u32 size, u32 mode,
  1666. int pos, char **buf, size_t bufsz)
  1667. {
  1668. /*
  1669. * display the newest DEFAULT_LOG_ENTRIES entries
  1670. * i.e the entries just before the next ont that uCode would fill.
  1671. */
  1672. if (num_wraps) {
  1673. if (next_entry < size) {
  1674. pos = iwl_print_event_log(priv,
  1675. capacity - (size - next_entry),
  1676. size - next_entry, mode,
  1677. pos, buf, bufsz);
  1678. pos = iwl_print_event_log(priv, 0,
  1679. next_entry, mode,
  1680. pos, buf, bufsz);
  1681. } else
  1682. pos = iwl_print_event_log(priv, next_entry - size,
  1683. size, mode, pos, buf, bufsz);
  1684. } else {
  1685. if (next_entry < size) {
  1686. pos = iwl_print_event_log(priv, 0, next_entry,
  1687. mode, pos, buf, bufsz);
  1688. } else {
  1689. pos = iwl_print_event_log(priv, next_entry - size,
  1690. size, mode, pos, buf, bufsz);
  1691. }
  1692. }
  1693. return pos;
  1694. }
  1695. #define DEFAULT_DUMP_EVENT_LOG_ENTRIES (20)
  1696. int iwl_dump_nic_event_log(struct iwl_priv *priv, bool full_log,
  1697. char **buf, bool display)
  1698. {
  1699. u32 base; /* SRAM byte address of event log header */
  1700. u32 capacity; /* event log capacity in # entries */
  1701. u32 mode; /* 0 - no timestamp, 1 - timestamp recorded */
  1702. u32 num_wraps; /* # times uCode wrapped to top of log */
  1703. u32 next_entry; /* index of next entry to be written by uCode */
  1704. u32 size; /* # entries that we'll print */
  1705. int pos = 0;
  1706. size_t bufsz = 0;
  1707. if (priv->ucode_type == UCODE_INIT)
  1708. base = le32_to_cpu(priv->card_alive_init.log_event_table_ptr);
  1709. else
  1710. base = le32_to_cpu(priv->card_alive.log_event_table_ptr);
  1711. if (!priv->cfg->ops->lib->is_valid_rtc_data_addr(base)) {
  1712. IWL_ERR(priv,
  1713. "Invalid event log pointer 0x%08X for %s uCode\n",
  1714. base, (priv->ucode_type == UCODE_INIT) ? "Init" : "RT");
  1715. return -EINVAL;
  1716. }
  1717. /* event log header */
  1718. capacity = iwl_read_targ_mem(priv, base);
  1719. mode = iwl_read_targ_mem(priv, base + (1 * sizeof(u32)));
  1720. num_wraps = iwl_read_targ_mem(priv, base + (2 * sizeof(u32)));
  1721. next_entry = iwl_read_targ_mem(priv, base + (3 * sizeof(u32)));
  1722. if (capacity > priv->cfg->max_event_log_size) {
  1723. IWL_ERR(priv, "Log capacity %d is bogus, limit to %d entries\n",
  1724. capacity, priv->cfg->max_event_log_size);
  1725. capacity = priv->cfg->max_event_log_size;
  1726. }
  1727. if (next_entry > priv->cfg->max_event_log_size) {
  1728. IWL_ERR(priv, "Log write index %d is bogus, limit to %d\n",
  1729. next_entry, priv->cfg->max_event_log_size);
  1730. next_entry = priv->cfg->max_event_log_size;
  1731. }
  1732. size = num_wraps ? capacity : next_entry;
  1733. /* bail out if nothing in log */
  1734. if (size == 0) {
  1735. IWL_ERR(priv, "Start IWL Event Log Dump: nothing in log\n");
  1736. return pos;
  1737. }
  1738. #ifdef CONFIG_IWLWIFI_DEBUG
  1739. if (!(iwl_get_debug_level(priv) & IWL_DL_FW_ERRORS) && !full_log)
  1740. size = (size > DEFAULT_DUMP_EVENT_LOG_ENTRIES)
  1741. ? DEFAULT_DUMP_EVENT_LOG_ENTRIES : size;
  1742. #else
  1743. size = (size > DEFAULT_DUMP_EVENT_LOG_ENTRIES)
  1744. ? DEFAULT_DUMP_EVENT_LOG_ENTRIES : size;
  1745. #endif
  1746. IWL_ERR(priv, "Start IWL Event Log Dump: display last %u entries\n",
  1747. size);
  1748. #ifdef CONFIG_IWLWIFI_DEBUG
  1749. if (display) {
  1750. if (full_log)
  1751. bufsz = capacity * 48;
  1752. else
  1753. bufsz = size * 48;
  1754. *buf = kmalloc(bufsz, GFP_KERNEL);
  1755. if (!*buf)
  1756. return -ENOMEM;
  1757. }
  1758. if ((iwl_get_debug_level(priv) & IWL_DL_FW_ERRORS) || full_log) {
  1759. /*
  1760. * if uCode has wrapped back to top of log,
  1761. * start at the oldest entry,
  1762. * i.e the next one that uCode would fill.
  1763. */
  1764. if (num_wraps)
  1765. pos = iwl_print_event_log(priv, next_entry,
  1766. capacity - next_entry, mode,
  1767. pos, buf, bufsz);
  1768. /* (then/else) start at top of log */
  1769. pos = iwl_print_event_log(priv, 0,
  1770. next_entry, mode, pos, buf, bufsz);
  1771. } else
  1772. pos = iwl_print_last_event_logs(priv, capacity, num_wraps,
  1773. next_entry, size, mode,
  1774. pos, buf, bufsz);
  1775. #else
  1776. pos = iwl_print_last_event_logs(priv, capacity, num_wraps,
  1777. next_entry, size, mode,
  1778. pos, buf, bufsz);
  1779. #endif
  1780. return pos;
  1781. }
  1782. /**
  1783. * iwl_alive_start - called after REPLY_ALIVE notification received
  1784. * from protocol/runtime uCode (initialization uCode's
  1785. * Alive gets handled by iwl_init_alive_start()).
  1786. */
  1787. static void iwl_alive_start(struct iwl_priv *priv)
  1788. {
  1789. int ret = 0;
  1790. IWL_DEBUG_INFO(priv, "Runtime Alive received.\n");
  1791. if (priv->card_alive.is_valid != UCODE_VALID_OK) {
  1792. /* We had an error bringing up the hardware, so take it
  1793. * all the way back down so we can try again */
  1794. IWL_DEBUG_INFO(priv, "Alive failed.\n");
  1795. goto restart;
  1796. }
  1797. /* Initialize uCode has loaded Runtime uCode ... verify inst image.
  1798. * This is a paranoid check, because we would not have gotten the
  1799. * "runtime" alive if code weren't properly loaded. */
  1800. if (iwl_verify_ucode(priv)) {
  1801. /* Runtime instruction load was bad;
  1802. * take it all the way back down so we can try again */
  1803. IWL_DEBUG_INFO(priv, "Bad runtime uCode load.\n");
  1804. goto restart;
  1805. }
  1806. ret = priv->cfg->ops->lib->alive_notify(priv);
  1807. if (ret) {
  1808. IWL_WARN(priv,
  1809. "Could not complete ALIVE transition [ntf]: %d\n", ret);
  1810. goto restart;
  1811. }
  1812. /* After the ALIVE response, we can send host commands to the uCode */
  1813. set_bit(STATUS_ALIVE, &priv->status);
  1814. if (priv->cfg->ops->lib->recover_from_tx_stall) {
  1815. /* Enable timer to monitor the driver queues */
  1816. mod_timer(&priv->monitor_recover,
  1817. jiffies +
  1818. msecs_to_jiffies(priv->cfg->monitor_recover_period));
  1819. }
  1820. if (iwl_is_rfkill(priv))
  1821. return;
  1822. ieee80211_wake_queues(priv->hw);
  1823. priv->active_rate = IWL_RATES_MASK;
  1824. /* Configure Tx antenna selection based on H/W config */
  1825. if (priv->cfg->ops->hcmd->set_tx_ant)
  1826. priv->cfg->ops->hcmd->set_tx_ant(priv, priv->cfg->valid_tx_ant);
  1827. if (iwl_is_associated(priv)) {
  1828. struct iwl_rxon_cmd *active_rxon =
  1829. (struct iwl_rxon_cmd *)&priv->active_rxon;
  1830. /* apply any changes in staging */
  1831. priv->staging_rxon.filter_flags |= RXON_FILTER_ASSOC_MSK;
  1832. active_rxon->filter_flags &= ~RXON_FILTER_ASSOC_MSK;
  1833. } else {
  1834. /* Initialize our rx_config data */
  1835. iwl_connection_init_rx_config(priv, priv->iw_mode);
  1836. if (priv->cfg->ops->hcmd->set_rxon_chain)
  1837. priv->cfg->ops->hcmd->set_rxon_chain(priv);
  1838. memcpy(priv->staging_rxon.node_addr, priv->mac_addr, ETH_ALEN);
  1839. }
  1840. /* Configure Bluetooth device coexistence support */
  1841. iwl_send_bt_config(priv);
  1842. iwl_reset_run_time_calib(priv);
  1843. /* Configure the adapter for unassociated operation */
  1844. iwlcore_commit_rxon(priv);
  1845. /* At this point, the NIC is initialized and operational */
  1846. iwl_rf_kill_ct_config(priv);
  1847. iwl_leds_init(priv);
  1848. IWL_DEBUG_INFO(priv, "ALIVE processing complete.\n");
  1849. set_bit(STATUS_READY, &priv->status);
  1850. wake_up_interruptible(&priv->wait_command_queue);
  1851. iwl_power_update_mode(priv, true);
  1852. IWL_DEBUG_INFO(priv, "Updated power mode\n");
  1853. return;
  1854. restart:
  1855. queue_work(priv->workqueue, &priv->restart);
  1856. }
  1857. static void iwl_cancel_deferred_work(struct iwl_priv *priv);
  1858. static void __iwl_down(struct iwl_priv *priv)
  1859. {
  1860. unsigned long flags;
  1861. int exit_pending = test_bit(STATUS_EXIT_PENDING, &priv->status);
  1862. IWL_DEBUG_INFO(priv, DRV_NAME " is going down\n");
  1863. if (!exit_pending)
  1864. set_bit(STATUS_EXIT_PENDING, &priv->status);
  1865. iwl_clear_ucode_stations(priv, true);
  1866. /* Unblock any waiting calls */
  1867. wake_up_interruptible_all(&priv->wait_command_queue);
  1868. /* Wipe out the EXIT_PENDING status bit if we are not actually
  1869. * exiting the module */
  1870. if (!exit_pending)
  1871. clear_bit(STATUS_EXIT_PENDING, &priv->status);
  1872. /* stop and reset the on-board processor */
  1873. iwl_write32(priv, CSR_RESET, CSR_RESET_REG_FLAG_NEVO_RESET);
  1874. /* tell the device to stop sending interrupts */
  1875. spin_lock_irqsave(&priv->lock, flags);
  1876. iwl_disable_interrupts(priv);
  1877. spin_unlock_irqrestore(&priv->lock, flags);
  1878. iwl_synchronize_irq(priv);
  1879. if (priv->mac80211_registered)
  1880. ieee80211_stop_queues(priv->hw);
  1881. /* If we have not previously called iwl_init() then
  1882. * clear all bits but the RF Kill bit and return */
  1883. if (!iwl_is_init(priv)) {
  1884. priv->status = test_bit(STATUS_RF_KILL_HW, &priv->status) <<
  1885. STATUS_RF_KILL_HW |
  1886. test_bit(STATUS_GEO_CONFIGURED, &priv->status) <<
  1887. STATUS_GEO_CONFIGURED |
  1888. test_bit(STATUS_EXIT_PENDING, &priv->status) <<
  1889. STATUS_EXIT_PENDING;
  1890. goto exit;
  1891. }
  1892. /* ...otherwise clear out all the status bits but the RF Kill
  1893. * bit and continue taking the NIC down. */
  1894. priv->status &= test_bit(STATUS_RF_KILL_HW, &priv->status) <<
  1895. STATUS_RF_KILL_HW |
  1896. test_bit(STATUS_GEO_CONFIGURED, &priv->status) <<
  1897. STATUS_GEO_CONFIGURED |
  1898. test_bit(STATUS_FW_ERROR, &priv->status) <<
  1899. STATUS_FW_ERROR |
  1900. test_bit(STATUS_EXIT_PENDING, &priv->status) <<
  1901. STATUS_EXIT_PENDING;
  1902. /* device going down, Stop using ICT table */
  1903. iwl_disable_ict(priv);
  1904. iwlagn_txq_ctx_stop(priv);
  1905. iwlagn_rxq_stop(priv);
  1906. /* Power-down device's busmaster DMA clocks */
  1907. iwl_write_prph(priv, APMG_CLK_DIS_REG, APMG_CLK_VAL_DMA_CLK_RQT);
  1908. udelay(5);
  1909. /* Make sure (redundant) we've released our request to stay awake */
  1910. iwl_clear_bit(priv, CSR_GP_CNTRL, CSR_GP_CNTRL_REG_FLAG_MAC_ACCESS_REQ);
  1911. /* Stop the device, and put it in low power state */
  1912. priv->cfg->ops->lib->apm_ops.stop(priv);
  1913. exit:
  1914. memset(&priv->card_alive, 0, sizeof(struct iwl_alive_resp));
  1915. if (priv->ibss_beacon)
  1916. dev_kfree_skb(priv->ibss_beacon);
  1917. priv->ibss_beacon = NULL;
  1918. /* clear out any free frames */
  1919. iwl_clear_free_frames(priv);
  1920. }
  1921. static void iwl_down(struct iwl_priv *priv)
  1922. {
  1923. mutex_lock(&priv->mutex);
  1924. __iwl_down(priv);
  1925. mutex_unlock(&priv->mutex);
  1926. iwl_cancel_deferred_work(priv);
  1927. }
  1928. #define HW_READY_TIMEOUT (50)
  1929. static int iwl_set_hw_ready(struct iwl_priv *priv)
  1930. {
  1931. int ret = 0;
  1932. iwl_set_bit(priv, CSR_HW_IF_CONFIG_REG,
  1933. CSR_HW_IF_CONFIG_REG_BIT_NIC_READY);
  1934. /* See if we got it */
  1935. ret = iwl_poll_bit(priv, CSR_HW_IF_CONFIG_REG,
  1936. CSR_HW_IF_CONFIG_REG_BIT_NIC_READY,
  1937. CSR_HW_IF_CONFIG_REG_BIT_NIC_READY,
  1938. HW_READY_TIMEOUT);
  1939. if (ret != -ETIMEDOUT)
  1940. priv->hw_ready = true;
  1941. else
  1942. priv->hw_ready = false;
  1943. IWL_DEBUG_INFO(priv, "hardware %s\n",
  1944. (priv->hw_ready == 1) ? "ready" : "not ready");
  1945. return ret;
  1946. }
  1947. static int iwl_prepare_card_hw(struct iwl_priv *priv)
  1948. {
  1949. int ret = 0;
  1950. IWL_DEBUG_INFO(priv, "iwl_prepare_card_hw enter\n");
  1951. ret = iwl_set_hw_ready(priv);
  1952. if (priv->hw_ready)
  1953. return ret;
  1954. /* If HW is not ready, prepare the conditions to check again */
  1955. iwl_set_bit(priv, CSR_HW_IF_CONFIG_REG,
  1956. CSR_HW_IF_CONFIG_REG_PREPARE);
  1957. ret = iwl_poll_bit(priv, CSR_HW_IF_CONFIG_REG,
  1958. ~CSR_HW_IF_CONFIG_REG_BIT_NIC_PREPARE_DONE,
  1959. CSR_HW_IF_CONFIG_REG_BIT_NIC_PREPARE_DONE, 150000);
  1960. /* HW should be ready by now, check again. */
  1961. if (ret != -ETIMEDOUT)
  1962. iwl_set_hw_ready(priv);
  1963. return ret;
  1964. }
  1965. #define MAX_HW_RESTARTS 5
  1966. static int __iwl_up(struct iwl_priv *priv)
  1967. {
  1968. int i;
  1969. int ret;
  1970. if (test_bit(STATUS_EXIT_PENDING, &priv->status)) {
  1971. IWL_WARN(priv, "Exit pending; will not bring the NIC up\n");
  1972. return -EIO;
  1973. }
  1974. if (!priv->ucode_data_backup.v_addr || !priv->ucode_data.v_addr) {
  1975. IWL_ERR(priv, "ucode not available for device bringup\n");
  1976. return -EIO;
  1977. }
  1978. iwl_prepare_card_hw(priv);
  1979. if (!priv->hw_ready) {
  1980. IWL_WARN(priv, "Exit HW not ready\n");
  1981. return -EIO;
  1982. }
  1983. /* If platform's RF_KILL switch is NOT set to KILL */
  1984. if (iwl_read32(priv, CSR_GP_CNTRL) & CSR_GP_CNTRL_REG_FLAG_HW_RF_KILL_SW)
  1985. clear_bit(STATUS_RF_KILL_HW, &priv->status);
  1986. else
  1987. set_bit(STATUS_RF_KILL_HW, &priv->status);
  1988. if (iwl_is_rfkill(priv)) {
  1989. wiphy_rfkill_set_hw_state(priv->hw->wiphy, true);
  1990. iwl_enable_interrupts(priv);
  1991. IWL_WARN(priv, "Radio disabled by HW RF Kill switch\n");
  1992. return 0;
  1993. }
  1994. iwl_write32(priv, CSR_INT, 0xFFFFFFFF);
  1995. ret = iwlagn_hw_nic_init(priv);
  1996. if (ret) {
  1997. IWL_ERR(priv, "Unable to init nic\n");
  1998. return ret;
  1999. }
  2000. /* make sure rfkill handshake bits are cleared */
  2001. iwl_write32(priv, CSR_UCODE_DRV_GP1_CLR, CSR_UCODE_SW_BIT_RFKILL);
  2002. iwl_write32(priv, CSR_UCODE_DRV_GP1_CLR,
  2003. CSR_UCODE_DRV_GP1_BIT_CMD_BLOCKED);
  2004. /* clear (again), then enable host interrupts */
  2005. iwl_write32(priv, CSR_INT, 0xFFFFFFFF);
  2006. iwl_enable_interrupts(priv);
  2007. /* really make sure rfkill handshake bits are cleared */
  2008. iwl_write32(priv, CSR_UCODE_DRV_GP1_CLR, CSR_UCODE_SW_BIT_RFKILL);
  2009. iwl_write32(priv, CSR_UCODE_DRV_GP1_CLR, CSR_UCODE_SW_BIT_RFKILL);
  2010. /* Copy original ucode data image from disk into backup cache.
  2011. * This will be used to initialize the on-board processor's
  2012. * data SRAM for a clean start when the runtime program first loads. */
  2013. memcpy(priv->ucode_data_backup.v_addr, priv->ucode_data.v_addr,
  2014. priv->ucode_data.len);
  2015. for (i = 0; i < MAX_HW_RESTARTS; i++) {
  2016. /* load bootstrap state machine,
  2017. * load bootstrap program into processor's memory,
  2018. * prepare to load the "initialize" uCode */
  2019. ret = priv->cfg->ops->lib->load_ucode(priv);
  2020. if (ret) {
  2021. IWL_ERR(priv, "Unable to set up bootstrap uCode: %d\n",
  2022. ret);
  2023. continue;
  2024. }
  2025. /* start card; "initialize" will load runtime ucode */
  2026. iwl_nic_start(priv);
  2027. IWL_DEBUG_INFO(priv, DRV_NAME " is coming up\n");
  2028. return 0;
  2029. }
  2030. set_bit(STATUS_EXIT_PENDING, &priv->status);
  2031. __iwl_down(priv);
  2032. clear_bit(STATUS_EXIT_PENDING, &priv->status);
  2033. /* tried to restart and config the device for as long as our
  2034. * patience could withstand */
  2035. IWL_ERR(priv, "Unable to initialize device after %d attempts.\n", i);
  2036. return -EIO;
  2037. }
  2038. /*****************************************************************************
  2039. *
  2040. * Workqueue callbacks
  2041. *
  2042. *****************************************************************************/
  2043. static void iwl_bg_init_alive_start(struct work_struct *data)
  2044. {
  2045. struct iwl_priv *priv =
  2046. container_of(data, struct iwl_priv, init_alive_start.work);
  2047. if (test_bit(STATUS_EXIT_PENDING, &priv->status))
  2048. return;
  2049. mutex_lock(&priv->mutex);
  2050. priv->cfg->ops->lib->init_alive_start(priv);
  2051. mutex_unlock(&priv->mutex);
  2052. }
  2053. static void iwl_bg_alive_start(struct work_struct *data)
  2054. {
  2055. struct iwl_priv *priv =
  2056. container_of(data, struct iwl_priv, alive_start.work);
  2057. if (test_bit(STATUS_EXIT_PENDING, &priv->status))
  2058. return;
  2059. /* enable dram interrupt */
  2060. iwl_reset_ict(priv);
  2061. mutex_lock(&priv->mutex);
  2062. iwl_alive_start(priv);
  2063. mutex_unlock(&priv->mutex);
  2064. }
  2065. static void iwl_bg_run_time_calib_work(struct work_struct *work)
  2066. {
  2067. struct iwl_priv *priv = container_of(work, struct iwl_priv,
  2068. run_time_calib_work);
  2069. mutex_lock(&priv->mutex);
  2070. if (test_bit(STATUS_EXIT_PENDING, &priv->status) ||
  2071. test_bit(STATUS_SCANNING, &priv->status)) {
  2072. mutex_unlock(&priv->mutex);
  2073. return;
  2074. }
  2075. if (priv->start_calib) {
  2076. iwl_chain_noise_calibration(priv, &priv->statistics);
  2077. iwl_sensitivity_calibration(priv, &priv->statistics);
  2078. }
  2079. mutex_unlock(&priv->mutex);
  2080. return;
  2081. }
  2082. static void iwl_bg_restart(struct work_struct *data)
  2083. {
  2084. struct iwl_priv *priv = container_of(data, struct iwl_priv, restart);
  2085. if (test_bit(STATUS_EXIT_PENDING, &priv->status))
  2086. return;
  2087. if (test_and_clear_bit(STATUS_FW_ERROR, &priv->status)) {
  2088. mutex_lock(&priv->mutex);
  2089. priv->vif = NULL;
  2090. priv->is_open = 0;
  2091. mutex_unlock(&priv->mutex);
  2092. iwl_down(priv);
  2093. ieee80211_restart_hw(priv->hw);
  2094. } else {
  2095. iwl_down(priv);
  2096. if (test_bit(STATUS_EXIT_PENDING, &priv->status))
  2097. return;
  2098. mutex_lock(&priv->mutex);
  2099. __iwl_up(priv);
  2100. mutex_unlock(&priv->mutex);
  2101. }
  2102. }
  2103. static void iwl_bg_rx_replenish(struct work_struct *data)
  2104. {
  2105. struct iwl_priv *priv =
  2106. container_of(data, struct iwl_priv, rx_replenish);
  2107. if (test_bit(STATUS_EXIT_PENDING, &priv->status))
  2108. return;
  2109. mutex_lock(&priv->mutex);
  2110. iwlagn_rx_replenish(priv);
  2111. mutex_unlock(&priv->mutex);
  2112. }
  2113. #define IWL_DELAY_NEXT_SCAN (HZ*2)
  2114. void iwl_post_associate(struct iwl_priv *priv)
  2115. {
  2116. struct ieee80211_conf *conf = NULL;
  2117. int ret = 0;
  2118. if (priv->iw_mode == NL80211_IFTYPE_AP) {
  2119. IWL_ERR(priv, "%s Should not be called in AP mode\n", __func__);
  2120. return;
  2121. }
  2122. if (test_bit(STATUS_EXIT_PENDING, &priv->status))
  2123. return;
  2124. if (!priv->vif || !priv->is_open)
  2125. return;
  2126. iwl_scan_cancel_timeout(priv, 200);
  2127. conf = ieee80211_get_hw_conf(priv->hw);
  2128. priv->staging_rxon.filter_flags &= ~RXON_FILTER_ASSOC_MSK;
  2129. iwlcore_commit_rxon(priv);
  2130. iwl_setup_rxon_timing(priv);
  2131. ret = iwl_send_cmd_pdu(priv, REPLY_RXON_TIMING,
  2132. sizeof(priv->rxon_timing), &priv->rxon_timing);
  2133. if (ret)
  2134. IWL_WARN(priv, "REPLY_RXON_TIMING failed - "
  2135. "Attempting to continue.\n");
  2136. priv->staging_rxon.filter_flags |= RXON_FILTER_ASSOC_MSK;
  2137. iwl_set_rxon_ht(priv, &priv->current_ht_config);
  2138. if (priv->cfg->ops->hcmd->set_rxon_chain)
  2139. priv->cfg->ops->hcmd->set_rxon_chain(priv);
  2140. priv->staging_rxon.assoc_id = cpu_to_le16(priv->assoc_id);
  2141. IWL_DEBUG_ASSOC(priv, "assoc id %d beacon interval %d\n",
  2142. priv->assoc_id, priv->beacon_int);
  2143. if (priv->assoc_capability & WLAN_CAPABILITY_SHORT_PREAMBLE)
  2144. priv->staging_rxon.flags |= RXON_FLG_SHORT_PREAMBLE_MSK;
  2145. else
  2146. priv->staging_rxon.flags &= ~RXON_FLG_SHORT_PREAMBLE_MSK;
  2147. if (priv->staging_rxon.flags & RXON_FLG_BAND_24G_MSK) {
  2148. if (priv->assoc_capability & WLAN_CAPABILITY_SHORT_SLOT_TIME)
  2149. priv->staging_rxon.flags |= RXON_FLG_SHORT_SLOT_MSK;
  2150. else
  2151. priv->staging_rxon.flags &= ~RXON_FLG_SHORT_SLOT_MSK;
  2152. if (priv->iw_mode == NL80211_IFTYPE_ADHOC)
  2153. priv->staging_rxon.flags &= ~RXON_FLG_SHORT_SLOT_MSK;
  2154. }
  2155. iwlcore_commit_rxon(priv);
  2156. IWL_DEBUG_ASSOC(priv, "Associated as %d to: %pM\n",
  2157. priv->assoc_id, priv->active_rxon.bssid_addr);
  2158. switch (priv->iw_mode) {
  2159. case NL80211_IFTYPE_STATION:
  2160. break;
  2161. case NL80211_IFTYPE_ADHOC:
  2162. /* assume default assoc id */
  2163. priv->assoc_id = 1;
  2164. iwl_add_local_station(priv, priv->bssid, true);
  2165. iwl_send_beacon_cmd(priv);
  2166. break;
  2167. default:
  2168. IWL_ERR(priv, "%s Should not be called in %d mode\n",
  2169. __func__, priv->iw_mode);
  2170. break;
  2171. }
  2172. /* the chain noise calibration will enabled PM upon completion
  2173. * If chain noise has already been run, then we need to enable
  2174. * power management here */
  2175. if (priv->chain_noise_data.state == IWL_CHAIN_NOISE_DONE)
  2176. iwl_power_update_mode(priv, false);
  2177. /* Enable Rx differential gain and sensitivity calibrations */
  2178. iwl_chain_noise_reset(priv);
  2179. priv->start_calib = 1;
  2180. }
  2181. /*****************************************************************************
  2182. *
  2183. * mac80211 entry point functions
  2184. *
  2185. *****************************************************************************/
  2186. #define UCODE_READY_TIMEOUT (4 * HZ)
  2187. /*
  2188. * Not a mac80211 entry point function, but it fits in with all the
  2189. * other mac80211 functions grouped here.
  2190. */
  2191. static int iwl_mac_setup_register(struct iwl_priv *priv)
  2192. {
  2193. int ret;
  2194. struct ieee80211_hw *hw = priv->hw;
  2195. hw->rate_control_algorithm = "iwl-agn-rs";
  2196. /* Tell mac80211 our characteristics */
  2197. hw->flags = IEEE80211_HW_SIGNAL_DBM |
  2198. IEEE80211_HW_NOISE_DBM |
  2199. IEEE80211_HW_AMPDU_AGGREGATION |
  2200. IEEE80211_HW_SPECTRUM_MGMT;
  2201. if (!priv->cfg->broken_powersave)
  2202. hw->flags |= IEEE80211_HW_SUPPORTS_PS |
  2203. IEEE80211_HW_SUPPORTS_DYNAMIC_PS;
  2204. if (priv->cfg->sku & IWL_SKU_N)
  2205. hw->flags |= IEEE80211_HW_SUPPORTS_DYNAMIC_SMPS |
  2206. IEEE80211_HW_SUPPORTS_STATIC_SMPS;
  2207. hw->sta_data_size = sizeof(struct iwl_station_priv);
  2208. hw->wiphy->interface_modes =
  2209. BIT(NL80211_IFTYPE_STATION) |
  2210. BIT(NL80211_IFTYPE_ADHOC);
  2211. hw->wiphy->flags |= WIPHY_FLAG_CUSTOM_REGULATORY |
  2212. WIPHY_FLAG_DISABLE_BEACON_HINTS;
  2213. /*
  2214. * For now, disable PS by default because it affects
  2215. * RX performance significantly.
  2216. */
  2217. hw->wiphy->flags &= ~WIPHY_FLAG_PS_ON_BY_DEFAULT;
  2218. hw->wiphy->max_scan_ssids = PROBE_OPTION_MAX;
  2219. /* we create the 802.11 header and a zero-length SSID element */
  2220. hw->wiphy->max_scan_ie_len = IWL_MAX_PROBE_REQUEST - 24 - 2;
  2221. /* Default value; 4 EDCA QOS priorities */
  2222. hw->queues = 4;
  2223. hw->max_listen_interval = IWL_CONN_MAX_LISTEN_INTERVAL;
  2224. if (priv->bands[IEEE80211_BAND_2GHZ].n_channels)
  2225. priv->hw->wiphy->bands[IEEE80211_BAND_2GHZ] =
  2226. &priv->bands[IEEE80211_BAND_2GHZ];
  2227. if (priv->bands[IEEE80211_BAND_5GHZ].n_channels)
  2228. priv->hw->wiphy->bands[IEEE80211_BAND_5GHZ] =
  2229. &priv->bands[IEEE80211_BAND_5GHZ];
  2230. ret = ieee80211_register_hw(priv->hw);
  2231. if (ret) {
  2232. IWL_ERR(priv, "Failed to register hw (error %d)\n", ret);
  2233. return ret;
  2234. }
  2235. priv->mac80211_registered = 1;
  2236. return 0;
  2237. }
  2238. static int iwl_mac_start(struct ieee80211_hw *hw)
  2239. {
  2240. struct iwl_priv *priv = hw->priv;
  2241. int ret;
  2242. IWL_DEBUG_MAC80211(priv, "enter\n");
  2243. /* we should be verifying the device is ready to be opened */
  2244. mutex_lock(&priv->mutex);
  2245. ret = __iwl_up(priv);
  2246. mutex_unlock(&priv->mutex);
  2247. if (ret)
  2248. return ret;
  2249. if (iwl_is_rfkill(priv))
  2250. goto out;
  2251. IWL_DEBUG_INFO(priv, "Start UP work done.\n");
  2252. /* Wait for START_ALIVE from Run Time ucode. Otherwise callbacks from
  2253. * mac80211 will not be run successfully. */
  2254. ret = wait_event_interruptible_timeout(priv->wait_command_queue,
  2255. test_bit(STATUS_READY, &priv->status),
  2256. UCODE_READY_TIMEOUT);
  2257. if (!ret) {
  2258. if (!test_bit(STATUS_READY, &priv->status)) {
  2259. IWL_ERR(priv, "START_ALIVE timeout after %dms.\n",
  2260. jiffies_to_msecs(UCODE_READY_TIMEOUT));
  2261. return -ETIMEDOUT;
  2262. }
  2263. }
  2264. iwl_led_start(priv);
  2265. out:
  2266. priv->is_open = 1;
  2267. IWL_DEBUG_MAC80211(priv, "leave\n");
  2268. return 0;
  2269. }
  2270. static void iwl_mac_stop(struct ieee80211_hw *hw)
  2271. {
  2272. struct iwl_priv *priv = hw->priv;
  2273. IWL_DEBUG_MAC80211(priv, "enter\n");
  2274. if (!priv->is_open)
  2275. return;
  2276. priv->is_open = 0;
  2277. if (iwl_is_ready_rf(priv) || test_bit(STATUS_SCAN_HW, &priv->status)) {
  2278. /* stop mac, cancel any scan request and clear
  2279. * RXON_FILTER_ASSOC_MSK BIT
  2280. */
  2281. mutex_lock(&priv->mutex);
  2282. iwl_scan_cancel_timeout(priv, 100);
  2283. mutex_unlock(&priv->mutex);
  2284. }
  2285. iwl_down(priv);
  2286. flush_workqueue(priv->workqueue);
  2287. /* enable interrupts again in order to receive rfkill changes */
  2288. iwl_write32(priv, CSR_INT, 0xFFFFFFFF);
  2289. iwl_enable_interrupts(priv);
  2290. IWL_DEBUG_MAC80211(priv, "leave\n");
  2291. }
  2292. static int iwl_mac_tx(struct ieee80211_hw *hw, struct sk_buff *skb)
  2293. {
  2294. struct iwl_priv *priv = hw->priv;
  2295. IWL_DEBUG_MACDUMP(priv, "enter\n");
  2296. IWL_DEBUG_TX(priv, "dev->xmit(%d bytes) at rate 0x%02x\n", skb->len,
  2297. ieee80211_get_tx_rate(hw, IEEE80211_SKB_CB(skb))->bitrate);
  2298. if (iwlagn_tx_skb(priv, skb))
  2299. dev_kfree_skb_any(skb);
  2300. IWL_DEBUG_MACDUMP(priv, "leave\n");
  2301. return NETDEV_TX_OK;
  2302. }
  2303. void iwl_config_ap(struct iwl_priv *priv)
  2304. {
  2305. int ret = 0;
  2306. if (test_bit(STATUS_EXIT_PENDING, &priv->status))
  2307. return;
  2308. /* The following should be done only at AP bring up */
  2309. if (!iwl_is_associated(priv)) {
  2310. /* RXON - unassoc (to set timing command) */
  2311. priv->staging_rxon.filter_flags &= ~RXON_FILTER_ASSOC_MSK;
  2312. iwlcore_commit_rxon(priv);
  2313. /* RXON Timing */
  2314. iwl_setup_rxon_timing(priv);
  2315. ret = iwl_send_cmd_pdu(priv, REPLY_RXON_TIMING,
  2316. sizeof(priv->rxon_timing), &priv->rxon_timing);
  2317. if (ret)
  2318. IWL_WARN(priv, "REPLY_RXON_TIMING failed - "
  2319. "Attempting to continue.\n");
  2320. /* AP has all antennas */
  2321. priv->chain_noise_data.active_chains =
  2322. priv->hw_params.valid_rx_ant;
  2323. iwl_set_rxon_ht(priv, &priv->current_ht_config);
  2324. if (priv->cfg->ops->hcmd->set_rxon_chain)
  2325. priv->cfg->ops->hcmd->set_rxon_chain(priv);
  2326. /* FIXME: what should be the assoc_id for AP? */
  2327. priv->staging_rxon.assoc_id = cpu_to_le16(priv->assoc_id);
  2328. if (priv->assoc_capability & WLAN_CAPABILITY_SHORT_PREAMBLE)
  2329. priv->staging_rxon.flags |=
  2330. RXON_FLG_SHORT_PREAMBLE_MSK;
  2331. else
  2332. priv->staging_rxon.flags &=
  2333. ~RXON_FLG_SHORT_PREAMBLE_MSK;
  2334. if (priv->staging_rxon.flags & RXON_FLG_BAND_24G_MSK) {
  2335. if (priv->assoc_capability &
  2336. WLAN_CAPABILITY_SHORT_SLOT_TIME)
  2337. priv->staging_rxon.flags |=
  2338. RXON_FLG_SHORT_SLOT_MSK;
  2339. else
  2340. priv->staging_rxon.flags &=
  2341. ~RXON_FLG_SHORT_SLOT_MSK;
  2342. if (priv->iw_mode == NL80211_IFTYPE_ADHOC)
  2343. priv->staging_rxon.flags &=
  2344. ~RXON_FLG_SHORT_SLOT_MSK;
  2345. }
  2346. /* restore RXON assoc */
  2347. priv->staging_rxon.filter_flags |= RXON_FILTER_ASSOC_MSK;
  2348. iwlcore_commit_rxon(priv);
  2349. iwl_add_bcast_station(priv);
  2350. }
  2351. iwl_send_beacon_cmd(priv);
  2352. /* FIXME - we need to add code here to detect a totally new
  2353. * configuration, reset the AP, unassoc, rxon timing, assoc,
  2354. * clear sta table, add BCAST sta... */
  2355. }
  2356. static void iwl_mac_update_tkip_key(struct ieee80211_hw *hw,
  2357. struct ieee80211_vif *vif,
  2358. struct ieee80211_key_conf *keyconf,
  2359. struct ieee80211_sta *sta,
  2360. u32 iv32, u16 *phase1key)
  2361. {
  2362. struct iwl_priv *priv = hw->priv;
  2363. IWL_DEBUG_MAC80211(priv, "enter\n");
  2364. iwl_update_tkip_key(priv, keyconf,
  2365. sta ? sta->addr : iwl_bcast_addr,
  2366. iv32, phase1key);
  2367. IWL_DEBUG_MAC80211(priv, "leave\n");
  2368. }
  2369. static int iwl_mac_set_key(struct ieee80211_hw *hw, enum set_key_cmd cmd,
  2370. struct ieee80211_vif *vif,
  2371. struct ieee80211_sta *sta,
  2372. struct ieee80211_key_conf *key)
  2373. {
  2374. struct iwl_priv *priv = hw->priv;
  2375. const u8 *addr;
  2376. int ret;
  2377. u8 sta_id;
  2378. bool is_default_wep_key = false;
  2379. IWL_DEBUG_MAC80211(priv, "enter\n");
  2380. if (priv->cfg->mod_params->sw_crypto) {
  2381. IWL_DEBUG_MAC80211(priv, "leave - hwcrypto disabled\n");
  2382. return -EOPNOTSUPP;
  2383. }
  2384. addr = sta ? sta->addr : iwl_bcast_addr;
  2385. sta_id = iwl_find_station(priv, addr);
  2386. if (sta_id == IWL_INVALID_STATION) {
  2387. IWL_DEBUG_MAC80211(priv, "leave - %pM not in station map.\n",
  2388. addr);
  2389. return -EINVAL;
  2390. }
  2391. mutex_lock(&priv->mutex);
  2392. iwl_scan_cancel_timeout(priv, 100);
  2393. /* If we are getting WEP group key and we didn't receive any key mapping
  2394. * so far, we are in legacy wep mode (group key only), otherwise we are
  2395. * in 1X mode.
  2396. * In legacy wep mode, we use another host command to the uCode */
  2397. if (key->alg == ALG_WEP && sta_id == priv->hw_params.bcast_sta_id &&
  2398. priv->iw_mode != NL80211_IFTYPE_AP) {
  2399. if (cmd == SET_KEY)
  2400. is_default_wep_key = !priv->key_mapping_key;
  2401. else
  2402. is_default_wep_key =
  2403. (key->hw_key_idx == HW_KEY_DEFAULT);
  2404. }
  2405. switch (cmd) {
  2406. case SET_KEY:
  2407. if (is_default_wep_key)
  2408. ret = iwl_set_default_wep_key(priv, key);
  2409. else
  2410. ret = iwl_set_dynamic_key(priv, key, sta_id);
  2411. IWL_DEBUG_MAC80211(priv, "enable hwcrypto key\n");
  2412. break;
  2413. case DISABLE_KEY:
  2414. if (is_default_wep_key)
  2415. ret = iwl_remove_default_wep_key(priv, key);
  2416. else
  2417. ret = iwl_remove_dynamic_key(priv, key, sta_id);
  2418. IWL_DEBUG_MAC80211(priv, "disable hwcrypto key\n");
  2419. break;
  2420. default:
  2421. ret = -EINVAL;
  2422. }
  2423. mutex_unlock(&priv->mutex);
  2424. IWL_DEBUG_MAC80211(priv, "leave\n");
  2425. return ret;
  2426. }
  2427. static int iwl_mac_ampdu_action(struct ieee80211_hw *hw,
  2428. struct ieee80211_vif *vif,
  2429. enum ieee80211_ampdu_mlme_action action,
  2430. struct ieee80211_sta *sta, u16 tid, u16 *ssn)
  2431. {
  2432. struct iwl_priv *priv = hw->priv;
  2433. int ret;
  2434. IWL_DEBUG_HT(priv, "A-MPDU action on addr %pM tid %d\n",
  2435. sta->addr, tid);
  2436. if (!(priv->cfg->sku & IWL_SKU_N))
  2437. return -EACCES;
  2438. switch (action) {
  2439. case IEEE80211_AMPDU_RX_START:
  2440. IWL_DEBUG_HT(priv, "start Rx\n");
  2441. return iwl_sta_rx_agg_start(priv, sta->addr, tid, *ssn);
  2442. case IEEE80211_AMPDU_RX_STOP:
  2443. IWL_DEBUG_HT(priv, "stop Rx\n");
  2444. ret = iwl_sta_rx_agg_stop(priv, sta->addr, tid);
  2445. if (test_bit(STATUS_EXIT_PENDING, &priv->status))
  2446. return 0;
  2447. else
  2448. return ret;
  2449. case IEEE80211_AMPDU_TX_START:
  2450. IWL_DEBUG_HT(priv, "start Tx\n");
  2451. ret = iwlagn_tx_agg_start(priv, sta->addr, tid, ssn);
  2452. if (ret == 0) {
  2453. priv->_agn.agg_tids_count++;
  2454. IWL_DEBUG_HT(priv, "priv->_agn.agg_tids_count = %u\n",
  2455. priv->_agn.agg_tids_count);
  2456. }
  2457. return ret;
  2458. case IEEE80211_AMPDU_TX_STOP:
  2459. IWL_DEBUG_HT(priv, "stop Tx\n");
  2460. ret = iwlagn_tx_agg_stop(priv, sta->addr, tid);
  2461. if ((ret == 0) && (priv->_agn.agg_tids_count > 0)) {
  2462. priv->_agn.agg_tids_count--;
  2463. IWL_DEBUG_HT(priv, "priv->_agn.agg_tids_count = %u\n",
  2464. priv->_agn.agg_tids_count);
  2465. }
  2466. if (test_bit(STATUS_EXIT_PENDING, &priv->status))
  2467. return 0;
  2468. else
  2469. return ret;
  2470. case IEEE80211_AMPDU_TX_OPERATIONAL:
  2471. /* do nothing */
  2472. return -EOPNOTSUPP;
  2473. default:
  2474. IWL_DEBUG_HT(priv, "unknown\n");
  2475. return -EINVAL;
  2476. break;
  2477. }
  2478. return 0;
  2479. }
  2480. static int iwl_mac_get_stats(struct ieee80211_hw *hw,
  2481. struct ieee80211_low_level_stats *stats)
  2482. {
  2483. struct iwl_priv *priv = hw->priv;
  2484. priv = hw->priv;
  2485. IWL_DEBUG_MAC80211(priv, "enter\n");
  2486. IWL_DEBUG_MAC80211(priv, "leave\n");
  2487. return 0;
  2488. }
  2489. static void iwl_mac_sta_notify(struct ieee80211_hw *hw,
  2490. struct ieee80211_vif *vif,
  2491. enum sta_notify_cmd cmd,
  2492. struct ieee80211_sta *sta)
  2493. {
  2494. struct iwl_priv *priv = hw->priv;
  2495. struct iwl_station_priv *sta_priv = (void *)sta->drv_priv;
  2496. int sta_id;
  2497. switch (cmd) {
  2498. case STA_NOTIFY_SLEEP:
  2499. WARN_ON(!sta_priv->client);
  2500. sta_priv->asleep = true;
  2501. if (atomic_read(&sta_priv->pending_frames) > 0)
  2502. ieee80211_sta_block_awake(hw, sta, true);
  2503. break;
  2504. case STA_NOTIFY_AWAKE:
  2505. WARN_ON(!sta_priv->client);
  2506. if (!sta_priv->asleep)
  2507. break;
  2508. sta_priv->asleep = false;
  2509. sta_id = iwl_find_station(priv, sta->addr);
  2510. if (sta_id != IWL_INVALID_STATION)
  2511. iwl_sta_modify_ps_wake(priv, sta_id);
  2512. break;
  2513. default:
  2514. break;
  2515. }
  2516. }
  2517. /**
  2518. * iwl_restore_wepkeys - Restore WEP keys to device
  2519. */
  2520. static void iwl_restore_wepkeys(struct iwl_priv *priv)
  2521. {
  2522. mutex_lock(&priv->mutex);
  2523. if (priv->iw_mode == NL80211_IFTYPE_STATION &&
  2524. priv->default_wep_key &&
  2525. iwl_send_static_wepkey_cmd(priv, 0))
  2526. IWL_ERR(priv, "Could not send WEP static key\n");
  2527. mutex_unlock(&priv->mutex);
  2528. }
  2529. static int iwlagn_mac_sta_add(struct ieee80211_hw *hw,
  2530. struct ieee80211_vif *vif,
  2531. struct ieee80211_sta *sta)
  2532. {
  2533. struct iwl_priv *priv = hw->priv;
  2534. struct iwl_station_priv *sta_priv = (void *)sta->drv_priv;
  2535. bool is_ap = priv->iw_mode == NL80211_IFTYPE_STATION;
  2536. int ret;
  2537. u8 sta_id;
  2538. IWL_DEBUG_INFO(priv, "received request to add station %pM\n",
  2539. sta->addr);
  2540. atomic_set(&sta_priv->pending_frames, 0);
  2541. if (vif->type == NL80211_IFTYPE_AP)
  2542. sta_priv->client = true;
  2543. ret = iwl_add_station_common(priv, sta->addr, is_ap, &sta->ht_cap,
  2544. &sta_id);
  2545. if (ret) {
  2546. IWL_ERR(priv, "Unable to add station %pM (%d)\n",
  2547. sta->addr, ret);
  2548. /* Should we return success if return code is EEXIST ? */
  2549. return ret;
  2550. }
  2551. iwl_restore_wepkeys(priv);
  2552. /* Initialize rate scaling */
  2553. IWL_DEBUG_INFO(priv, "Initializing rate scaling for station %pM\n",
  2554. sta->addr);
  2555. iwl_rs_rate_init(priv, sta, sta_id);
  2556. return ret;
  2557. }
  2558. /*****************************************************************************
  2559. *
  2560. * sysfs attributes
  2561. *
  2562. *****************************************************************************/
  2563. #ifdef CONFIG_IWLWIFI_DEBUG
  2564. /*
  2565. * The following adds a new attribute to the sysfs representation
  2566. * of this device driver (i.e. a new file in /sys/class/net/wlan0/device/)
  2567. * used for controlling the debug level.
  2568. *
  2569. * See the level definitions in iwl for details.
  2570. *
  2571. * The debug_level being managed using sysfs below is a per device debug
  2572. * level that is used instead of the global debug level if it (the per
  2573. * device debug level) is set.
  2574. */
  2575. static ssize_t show_debug_level(struct device *d,
  2576. struct device_attribute *attr, char *buf)
  2577. {
  2578. struct iwl_priv *priv = dev_get_drvdata(d);
  2579. return sprintf(buf, "0x%08X\n", iwl_get_debug_level(priv));
  2580. }
  2581. static ssize_t store_debug_level(struct device *d,
  2582. struct device_attribute *attr,
  2583. const char *buf, size_t count)
  2584. {
  2585. struct iwl_priv *priv = dev_get_drvdata(d);
  2586. unsigned long val;
  2587. int ret;
  2588. ret = strict_strtoul(buf, 0, &val);
  2589. if (ret)
  2590. IWL_ERR(priv, "%s is not in hex or decimal form.\n", buf);
  2591. else {
  2592. priv->debug_level = val;
  2593. if (iwl_alloc_traffic_mem(priv))
  2594. IWL_ERR(priv,
  2595. "Not enough memory to generate traffic log\n");
  2596. }
  2597. return strnlen(buf, count);
  2598. }
  2599. static DEVICE_ATTR(debug_level, S_IWUSR | S_IRUGO,
  2600. show_debug_level, store_debug_level);
  2601. #endif /* CONFIG_IWLWIFI_DEBUG */
  2602. static ssize_t show_temperature(struct device *d,
  2603. struct device_attribute *attr, char *buf)
  2604. {
  2605. struct iwl_priv *priv = dev_get_drvdata(d);
  2606. if (!iwl_is_alive(priv))
  2607. return -EAGAIN;
  2608. return sprintf(buf, "%d\n", priv->temperature);
  2609. }
  2610. static DEVICE_ATTR(temperature, S_IRUGO, show_temperature, NULL);
  2611. static ssize_t show_tx_power(struct device *d,
  2612. struct device_attribute *attr, char *buf)
  2613. {
  2614. struct iwl_priv *priv = dev_get_drvdata(d);
  2615. if (!iwl_is_ready_rf(priv))
  2616. return sprintf(buf, "off\n");
  2617. else
  2618. return sprintf(buf, "%d\n", priv->tx_power_user_lmt);
  2619. }
  2620. static ssize_t store_tx_power(struct device *d,
  2621. struct device_attribute *attr,
  2622. const char *buf, size_t count)
  2623. {
  2624. struct iwl_priv *priv = dev_get_drvdata(d);
  2625. unsigned long val;
  2626. int ret;
  2627. ret = strict_strtoul(buf, 10, &val);
  2628. if (ret)
  2629. IWL_INFO(priv, "%s is not in decimal form.\n", buf);
  2630. else {
  2631. ret = iwl_set_tx_power(priv, val, false);
  2632. if (ret)
  2633. IWL_ERR(priv, "failed setting tx power (0x%d).\n",
  2634. ret);
  2635. else
  2636. ret = count;
  2637. }
  2638. return ret;
  2639. }
  2640. static DEVICE_ATTR(tx_power, S_IWUSR | S_IRUGO, show_tx_power, store_tx_power);
  2641. static ssize_t show_statistics(struct device *d,
  2642. struct device_attribute *attr, char *buf)
  2643. {
  2644. struct iwl_priv *priv = dev_get_drvdata(d);
  2645. u32 size = sizeof(struct iwl_notif_statistics);
  2646. u32 len = 0, ofs = 0;
  2647. u8 *data = (u8 *)&priv->statistics;
  2648. int rc = 0;
  2649. if (!iwl_is_alive(priv))
  2650. return -EAGAIN;
  2651. mutex_lock(&priv->mutex);
  2652. rc = iwl_send_statistics_request(priv, CMD_SYNC, false);
  2653. mutex_unlock(&priv->mutex);
  2654. if (rc) {
  2655. len = sprintf(buf,
  2656. "Error sending statistics request: 0x%08X\n", rc);
  2657. return len;
  2658. }
  2659. while (size && (PAGE_SIZE - len)) {
  2660. hex_dump_to_buffer(data + ofs, size, 16, 1, buf + len,
  2661. PAGE_SIZE - len, 1);
  2662. len = strlen(buf);
  2663. if (PAGE_SIZE - len)
  2664. buf[len++] = '\n';
  2665. ofs += 16;
  2666. size -= min(size, 16U);
  2667. }
  2668. return len;
  2669. }
  2670. static DEVICE_ATTR(statistics, S_IRUGO, show_statistics, NULL);
  2671. static ssize_t show_rts_ht_protection(struct device *d,
  2672. struct device_attribute *attr, char *buf)
  2673. {
  2674. struct iwl_priv *priv = dev_get_drvdata(d);
  2675. return sprintf(buf, "%s\n",
  2676. priv->cfg->use_rts_for_ht ? "RTS/CTS" : "CTS-to-self");
  2677. }
  2678. static ssize_t store_rts_ht_protection(struct device *d,
  2679. struct device_attribute *attr,
  2680. const char *buf, size_t count)
  2681. {
  2682. struct iwl_priv *priv = dev_get_drvdata(d);
  2683. unsigned long val;
  2684. int ret;
  2685. ret = strict_strtoul(buf, 10, &val);
  2686. if (ret)
  2687. IWL_INFO(priv, "Input is not in decimal form.\n");
  2688. else {
  2689. if (!iwl_is_associated(priv))
  2690. priv->cfg->use_rts_for_ht = val ? true : false;
  2691. else
  2692. IWL_ERR(priv, "Sta associated with AP - "
  2693. "Change protection mechanism is not allowed\n");
  2694. ret = count;
  2695. }
  2696. return ret;
  2697. }
  2698. static DEVICE_ATTR(rts_ht_protection, S_IWUSR | S_IRUGO,
  2699. show_rts_ht_protection, store_rts_ht_protection);
  2700. /*****************************************************************************
  2701. *
  2702. * driver setup and teardown
  2703. *
  2704. *****************************************************************************/
  2705. static void iwl_setup_deferred_work(struct iwl_priv *priv)
  2706. {
  2707. priv->workqueue = create_singlethread_workqueue(DRV_NAME);
  2708. init_waitqueue_head(&priv->wait_command_queue);
  2709. INIT_WORK(&priv->restart, iwl_bg_restart);
  2710. INIT_WORK(&priv->rx_replenish, iwl_bg_rx_replenish);
  2711. INIT_WORK(&priv->beacon_update, iwl_bg_beacon_update);
  2712. INIT_WORK(&priv->run_time_calib_work, iwl_bg_run_time_calib_work);
  2713. INIT_DELAYED_WORK(&priv->init_alive_start, iwl_bg_init_alive_start);
  2714. INIT_DELAYED_WORK(&priv->alive_start, iwl_bg_alive_start);
  2715. iwl_setup_scan_deferred_work(priv);
  2716. if (priv->cfg->ops->lib->setup_deferred_work)
  2717. priv->cfg->ops->lib->setup_deferred_work(priv);
  2718. init_timer(&priv->statistics_periodic);
  2719. priv->statistics_periodic.data = (unsigned long)priv;
  2720. priv->statistics_periodic.function = iwl_bg_statistics_periodic;
  2721. init_timer(&priv->ucode_trace);
  2722. priv->ucode_trace.data = (unsigned long)priv;
  2723. priv->ucode_trace.function = iwl_bg_ucode_trace;
  2724. if (priv->cfg->ops->lib->recover_from_tx_stall) {
  2725. init_timer(&priv->monitor_recover);
  2726. priv->monitor_recover.data = (unsigned long)priv;
  2727. priv->monitor_recover.function =
  2728. priv->cfg->ops->lib->recover_from_tx_stall;
  2729. }
  2730. if (!priv->cfg->use_isr_legacy)
  2731. tasklet_init(&priv->irq_tasklet, (void (*)(unsigned long))
  2732. iwl_irq_tasklet, (unsigned long)priv);
  2733. else
  2734. tasklet_init(&priv->irq_tasklet, (void (*)(unsigned long))
  2735. iwl_irq_tasklet_legacy, (unsigned long)priv);
  2736. }
  2737. static void iwl_cancel_deferred_work(struct iwl_priv *priv)
  2738. {
  2739. if (priv->cfg->ops->lib->cancel_deferred_work)
  2740. priv->cfg->ops->lib->cancel_deferred_work(priv);
  2741. cancel_delayed_work_sync(&priv->init_alive_start);
  2742. cancel_delayed_work(&priv->scan_check);
  2743. cancel_delayed_work(&priv->alive_start);
  2744. cancel_work_sync(&priv->beacon_update);
  2745. del_timer_sync(&priv->statistics_periodic);
  2746. del_timer_sync(&priv->ucode_trace);
  2747. if (priv->cfg->ops->lib->recover_from_tx_stall)
  2748. del_timer_sync(&priv->monitor_recover);
  2749. }
  2750. static void iwl_init_hw_rates(struct iwl_priv *priv,
  2751. struct ieee80211_rate *rates)
  2752. {
  2753. int i;
  2754. for (i = 0; i < IWL_RATE_COUNT_LEGACY; i++) {
  2755. rates[i].bitrate = iwl_rates[i].ieee * 5;
  2756. rates[i].hw_value = i; /* Rate scaling will work on indexes */
  2757. rates[i].hw_value_short = i;
  2758. rates[i].flags = 0;
  2759. if ((i >= IWL_FIRST_CCK_RATE) && (i <= IWL_LAST_CCK_RATE)) {
  2760. /*
  2761. * If CCK != 1M then set short preamble rate flag.
  2762. */
  2763. rates[i].flags |=
  2764. (iwl_rates[i].plcp == IWL_RATE_1M_PLCP) ?
  2765. 0 : IEEE80211_RATE_SHORT_PREAMBLE;
  2766. }
  2767. }
  2768. }
  2769. static int iwl_init_drv(struct iwl_priv *priv)
  2770. {
  2771. int ret;
  2772. priv->ibss_beacon = NULL;
  2773. spin_lock_init(&priv->sta_lock);
  2774. spin_lock_init(&priv->hcmd_lock);
  2775. INIT_LIST_HEAD(&priv->free_frames);
  2776. mutex_init(&priv->mutex);
  2777. mutex_init(&priv->sync_cmd_mutex);
  2778. priv->ieee_channels = NULL;
  2779. priv->ieee_rates = NULL;
  2780. priv->band = IEEE80211_BAND_2GHZ;
  2781. priv->iw_mode = NL80211_IFTYPE_STATION;
  2782. priv->current_ht_config.smps = IEEE80211_SMPS_STATIC;
  2783. priv->missed_beacon_threshold = IWL_MISSED_BEACON_THRESHOLD_DEF;
  2784. priv->_agn.agg_tids_count = 0;
  2785. /* initialize force reset */
  2786. priv->force_reset[IWL_RF_RESET].reset_duration =
  2787. IWL_DELAY_NEXT_FORCE_RF_RESET;
  2788. priv->force_reset[IWL_FW_RESET].reset_duration =
  2789. IWL_DELAY_NEXT_FORCE_FW_RELOAD;
  2790. /* Choose which receivers/antennas to use */
  2791. if (priv->cfg->ops->hcmd->set_rxon_chain)
  2792. priv->cfg->ops->hcmd->set_rxon_chain(priv);
  2793. iwl_init_scan_params(priv);
  2794. /* Set the tx_power_user_lmt to the lowest power level
  2795. * this value will get overwritten by channel max power avg
  2796. * from eeprom */
  2797. priv->tx_power_user_lmt = IWLAGN_TX_POWER_TARGET_POWER_MIN;
  2798. ret = iwl_init_channel_map(priv);
  2799. if (ret) {
  2800. IWL_ERR(priv, "initializing regulatory failed: %d\n", ret);
  2801. goto err;
  2802. }
  2803. ret = iwlcore_init_geos(priv);
  2804. if (ret) {
  2805. IWL_ERR(priv, "initializing geos failed: %d\n", ret);
  2806. goto err_free_channel_map;
  2807. }
  2808. iwl_init_hw_rates(priv, priv->ieee_rates);
  2809. return 0;
  2810. err_free_channel_map:
  2811. iwl_free_channel_map(priv);
  2812. err:
  2813. return ret;
  2814. }
  2815. static void iwl_uninit_drv(struct iwl_priv *priv)
  2816. {
  2817. iwl_calib_free_results(priv);
  2818. iwlcore_free_geos(priv);
  2819. iwl_free_channel_map(priv);
  2820. kfree(priv->scan);
  2821. }
  2822. static struct attribute *iwl_sysfs_entries[] = {
  2823. &dev_attr_statistics.attr,
  2824. &dev_attr_temperature.attr,
  2825. &dev_attr_tx_power.attr,
  2826. &dev_attr_rts_ht_protection.attr,
  2827. #ifdef CONFIG_IWLWIFI_DEBUG
  2828. &dev_attr_debug_level.attr,
  2829. #endif
  2830. NULL
  2831. };
  2832. static struct attribute_group iwl_attribute_group = {
  2833. .name = NULL, /* put in device directory */
  2834. .attrs = iwl_sysfs_entries,
  2835. };
  2836. static struct ieee80211_ops iwl_hw_ops = {
  2837. .tx = iwl_mac_tx,
  2838. .start = iwl_mac_start,
  2839. .stop = iwl_mac_stop,
  2840. .add_interface = iwl_mac_add_interface,
  2841. .remove_interface = iwl_mac_remove_interface,
  2842. .config = iwl_mac_config,
  2843. .configure_filter = iwl_configure_filter,
  2844. .set_key = iwl_mac_set_key,
  2845. .update_tkip_key = iwl_mac_update_tkip_key,
  2846. .get_stats = iwl_mac_get_stats,
  2847. .conf_tx = iwl_mac_conf_tx,
  2848. .reset_tsf = iwl_mac_reset_tsf,
  2849. .bss_info_changed = iwl_bss_info_changed,
  2850. .ampdu_action = iwl_mac_ampdu_action,
  2851. .hw_scan = iwl_mac_hw_scan,
  2852. .sta_notify = iwl_mac_sta_notify,
  2853. .sta_add = iwlagn_mac_sta_add,
  2854. .sta_remove = iwl_mac_sta_remove,
  2855. };
  2856. static int iwl_pci_probe(struct pci_dev *pdev, const struct pci_device_id *ent)
  2857. {
  2858. int err = 0;
  2859. struct iwl_priv *priv;
  2860. struct ieee80211_hw *hw;
  2861. struct iwl_cfg *cfg = (struct iwl_cfg *)(ent->driver_data);
  2862. unsigned long flags;
  2863. u16 pci_cmd;
  2864. /************************
  2865. * 1. Allocating HW data
  2866. ************************/
  2867. /* Disabling hardware scan means that mac80211 will perform scans
  2868. * "the hard way", rather than using device's scan. */
  2869. if (cfg->mod_params->disable_hw_scan) {
  2870. if (iwl_debug_level & IWL_DL_INFO)
  2871. dev_printk(KERN_DEBUG, &(pdev->dev),
  2872. "Disabling hw_scan\n");
  2873. iwl_hw_ops.hw_scan = NULL;
  2874. }
  2875. hw = iwl_alloc_all(cfg, &iwl_hw_ops);
  2876. if (!hw) {
  2877. err = -ENOMEM;
  2878. goto out;
  2879. }
  2880. priv = hw->priv;
  2881. /* At this point both hw and priv are allocated. */
  2882. SET_IEEE80211_DEV(hw, &pdev->dev);
  2883. IWL_DEBUG_INFO(priv, "*** LOAD DRIVER ***\n");
  2884. priv->cfg = cfg;
  2885. priv->pci_dev = pdev;
  2886. priv->inta_mask = CSR_INI_SET_MASK;
  2887. #ifdef CONFIG_IWLWIFI_DEBUG
  2888. atomic_set(&priv->restrict_refcnt, 0);
  2889. #endif
  2890. if (iwl_alloc_traffic_mem(priv))
  2891. IWL_ERR(priv, "Not enough memory to generate traffic log\n");
  2892. /**************************
  2893. * 2. Initializing PCI bus
  2894. **************************/
  2895. if (pci_enable_device(pdev)) {
  2896. err = -ENODEV;
  2897. goto out_ieee80211_free_hw;
  2898. }
  2899. pci_set_master(pdev);
  2900. err = pci_set_dma_mask(pdev, DMA_BIT_MASK(36));
  2901. if (!err)
  2902. err = pci_set_consistent_dma_mask(pdev, DMA_BIT_MASK(36));
  2903. if (err) {
  2904. err = pci_set_dma_mask(pdev, DMA_BIT_MASK(32));
  2905. if (!err)
  2906. err = pci_set_consistent_dma_mask(pdev, DMA_BIT_MASK(32));
  2907. /* both attempts failed: */
  2908. if (err) {
  2909. IWL_WARN(priv, "No suitable DMA available.\n");
  2910. goto out_pci_disable_device;
  2911. }
  2912. }
  2913. err = pci_request_regions(pdev, DRV_NAME);
  2914. if (err)
  2915. goto out_pci_disable_device;
  2916. pci_set_drvdata(pdev, priv);
  2917. /***********************
  2918. * 3. Read REV register
  2919. ***********************/
  2920. priv->hw_base = pci_iomap(pdev, 0, 0);
  2921. if (!priv->hw_base) {
  2922. err = -ENODEV;
  2923. goto out_pci_release_regions;
  2924. }
  2925. IWL_DEBUG_INFO(priv, "pci_resource_len = 0x%08llx\n",
  2926. (unsigned long long) pci_resource_len(pdev, 0));
  2927. IWL_DEBUG_INFO(priv, "pci_resource_base = %p\n", priv->hw_base);
  2928. /* these spin locks will be used in apm_ops.init and EEPROM access
  2929. * we should init now
  2930. */
  2931. spin_lock_init(&priv->reg_lock);
  2932. spin_lock_init(&priv->lock);
  2933. /*
  2934. * stop and reset the on-board processor just in case it is in a
  2935. * strange state ... like being left stranded by a primary kernel
  2936. * and this is now the kdump kernel trying to start up
  2937. */
  2938. iwl_write32(priv, CSR_RESET, CSR_RESET_REG_FLAG_NEVO_RESET);
  2939. iwl_hw_detect(priv);
  2940. IWL_INFO(priv, "Detected %s, REV=0x%X\n",
  2941. priv->cfg->name, priv->hw_rev);
  2942. /* We disable the RETRY_TIMEOUT register (0x41) to keep
  2943. * PCI Tx retries from interfering with C3 CPU state */
  2944. pci_write_config_byte(pdev, PCI_CFG_RETRY_TIMEOUT, 0x00);
  2945. iwl_prepare_card_hw(priv);
  2946. if (!priv->hw_ready) {
  2947. IWL_WARN(priv, "Failed, HW not ready\n");
  2948. goto out_iounmap;
  2949. }
  2950. /*****************
  2951. * 4. Read EEPROM
  2952. *****************/
  2953. /* Read the EEPROM */
  2954. err = iwl_eeprom_init(priv);
  2955. if (err) {
  2956. IWL_ERR(priv, "Unable to init EEPROM\n");
  2957. goto out_iounmap;
  2958. }
  2959. err = iwl_eeprom_check_version(priv);
  2960. if (err)
  2961. goto out_free_eeprom;
  2962. /* extract MAC Address */
  2963. iwl_eeprom_get_mac(priv, priv->mac_addr);
  2964. IWL_DEBUG_INFO(priv, "MAC address: %pM\n", priv->mac_addr);
  2965. SET_IEEE80211_PERM_ADDR(priv->hw, priv->mac_addr);
  2966. /************************
  2967. * 5. Setup HW constants
  2968. ************************/
  2969. if (iwl_set_hw_params(priv)) {
  2970. IWL_ERR(priv, "failed to set hw parameters\n");
  2971. goto out_free_eeprom;
  2972. }
  2973. /*******************
  2974. * 6. Setup priv
  2975. *******************/
  2976. err = iwl_init_drv(priv);
  2977. if (err)
  2978. goto out_free_eeprom;
  2979. /* At this point both hw and priv are initialized. */
  2980. /********************
  2981. * 7. Setup services
  2982. ********************/
  2983. spin_lock_irqsave(&priv->lock, flags);
  2984. iwl_disable_interrupts(priv);
  2985. spin_unlock_irqrestore(&priv->lock, flags);
  2986. pci_enable_msi(priv->pci_dev);
  2987. iwl_alloc_isr_ict(priv);
  2988. err = request_irq(priv->pci_dev->irq, priv->cfg->ops->lib->isr,
  2989. IRQF_SHARED, DRV_NAME, priv);
  2990. if (err) {
  2991. IWL_ERR(priv, "Error allocating IRQ %d\n", priv->pci_dev->irq);
  2992. goto out_disable_msi;
  2993. }
  2994. err = sysfs_create_group(&pdev->dev.kobj, &iwl_attribute_group);
  2995. if (err) {
  2996. IWL_ERR(priv, "failed to create sysfs device attributes\n");
  2997. goto out_free_irq;
  2998. }
  2999. iwl_setup_deferred_work(priv);
  3000. iwl_setup_rx_handlers(priv);
  3001. /*********************************************
  3002. * 8. Enable interrupts and read RFKILL state
  3003. *********************************************/
  3004. /* enable interrupts if needed: hw bug w/a */
  3005. pci_read_config_word(priv->pci_dev, PCI_COMMAND, &pci_cmd);
  3006. if (pci_cmd & PCI_COMMAND_INTX_DISABLE) {
  3007. pci_cmd &= ~PCI_COMMAND_INTX_DISABLE;
  3008. pci_write_config_word(priv->pci_dev, PCI_COMMAND, pci_cmd);
  3009. }
  3010. iwl_enable_interrupts(priv);
  3011. /* If platform's RF_KILL switch is NOT set to KILL */
  3012. if (iwl_read32(priv, CSR_GP_CNTRL) & CSR_GP_CNTRL_REG_FLAG_HW_RF_KILL_SW)
  3013. clear_bit(STATUS_RF_KILL_HW, &priv->status);
  3014. else
  3015. set_bit(STATUS_RF_KILL_HW, &priv->status);
  3016. wiphy_rfkill_set_hw_state(priv->hw->wiphy,
  3017. test_bit(STATUS_RF_KILL_HW, &priv->status));
  3018. iwl_power_initialize(priv);
  3019. iwl_tt_initialize(priv);
  3020. err = iwl_request_firmware(priv, true);
  3021. if (err)
  3022. goto out_remove_sysfs;
  3023. return 0;
  3024. out_remove_sysfs:
  3025. destroy_workqueue(priv->workqueue);
  3026. priv->workqueue = NULL;
  3027. sysfs_remove_group(&pdev->dev.kobj, &iwl_attribute_group);
  3028. out_free_irq:
  3029. free_irq(priv->pci_dev->irq, priv);
  3030. iwl_free_isr_ict(priv);
  3031. out_disable_msi:
  3032. pci_disable_msi(priv->pci_dev);
  3033. iwl_uninit_drv(priv);
  3034. out_free_eeprom:
  3035. iwl_eeprom_free(priv);
  3036. out_iounmap:
  3037. pci_iounmap(pdev, priv->hw_base);
  3038. out_pci_release_regions:
  3039. pci_set_drvdata(pdev, NULL);
  3040. pci_release_regions(pdev);
  3041. out_pci_disable_device:
  3042. pci_disable_device(pdev);
  3043. out_ieee80211_free_hw:
  3044. iwl_free_traffic_mem(priv);
  3045. ieee80211_free_hw(priv->hw);
  3046. out:
  3047. return err;
  3048. }
  3049. static void __devexit iwl_pci_remove(struct pci_dev *pdev)
  3050. {
  3051. struct iwl_priv *priv = pci_get_drvdata(pdev);
  3052. unsigned long flags;
  3053. if (!priv)
  3054. return;
  3055. IWL_DEBUG_INFO(priv, "*** UNLOAD DRIVER ***\n");
  3056. iwl_dbgfs_unregister(priv);
  3057. sysfs_remove_group(&pdev->dev.kobj, &iwl_attribute_group);
  3058. /* ieee80211_unregister_hw call wil cause iwl_mac_stop to
  3059. * to be called and iwl_down since we are removing the device
  3060. * we need to set STATUS_EXIT_PENDING bit.
  3061. */
  3062. set_bit(STATUS_EXIT_PENDING, &priv->status);
  3063. if (priv->mac80211_registered) {
  3064. ieee80211_unregister_hw(priv->hw);
  3065. priv->mac80211_registered = 0;
  3066. } else {
  3067. iwl_down(priv);
  3068. }
  3069. /*
  3070. * Make sure device is reset to low power before unloading driver.
  3071. * This may be redundant with iwl_down(), but there are paths to
  3072. * run iwl_down() without calling apm_ops.stop(), and there are
  3073. * paths to avoid running iwl_down() at all before leaving driver.
  3074. * This (inexpensive) call *makes sure* device is reset.
  3075. */
  3076. priv->cfg->ops->lib->apm_ops.stop(priv);
  3077. iwl_tt_exit(priv);
  3078. /* make sure we flush any pending irq or
  3079. * tasklet for the driver
  3080. */
  3081. spin_lock_irqsave(&priv->lock, flags);
  3082. iwl_disable_interrupts(priv);
  3083. spin_unlock_irqrestore(&priv->lock, flags);
  3084. iwl_synchronize_irq(priv);
  3085. iwl_dealloc_ucode_pci(priv);
  3086. if (priv->rxq.bd)
  3087. iwlagn_rx_queue_free(priv, &priv->rxq);
  3088. iwlagn_hw_txq_ctx_free(priv);
  3089. iwl_eeprom_free(priv);
  3090. /*netif_stop_queue(dev); */
  3091. flush_workqueue(priv->workqueue);
  3092. /* ieee80211_unregister_hw calls iwl_mac_stop, which flushes
  3093. * priv->workqueue... so we can't take down the workqueue
  3094. * until now... */
  3095. destroy_workqueue(priv->workqueue);
  3096. priv->workqueue = NULL;
  3097. iwl_free_traffic_mem(priv);
  3098. free_irq(priv->pci_dev->irq, priv);
  3099. pci_disable_msi(priv->pci_dev);
  3100. pci_iounmap(pdev, priv->hw_base);
  3101. pci_release_regions(pdev);
  3102. pci_disable_device(pdev);
  3103. pci_set_drvdata(pdev, NULL);
  3104. iwl_uninit_drv(priv);
  3105. iwl_free_isr_ict(priv);
  3106. if (priv->ibss_beacon)
  3107. dev_kfree_skb(priv->ibss_beacon);
  3108. ieee80211_free_hw(priv->hw);
  3109. }
  3110. /*****************************************************************************
  3111. *
  3112. * driver and module entry point
  3113. *
  3114. *****************************************************************************/
  3115. /* Hardware specific file defines the PCI IDs table for that hardware module */
  3116. static DEFINE_PCI_DEVICE_TABLE(iwl_hw_card_ids) = {
  3117. #ifdef CONFIG_IWL4965
  3118. {IWL_PCI_DEVICE(0x4229, PCI_ANY_ID, iwl4965_agn_cfg)},
  3119. {IWL_PCI_DEVICE(0x4230, PCI_ANY_ID, iwl4965_agn_cfg)},
  3120. #endif /* CONFIG_IWL4965 */
  3121. #ifdef CONFIG_IWL5000
  3122. /* 5100 Series WiFi */
  3123. {IWL_PCI_DEVICE(0x4232, 0x1201, iwl5100_agn_cfg)}, /* Mini Card */
  3124. {IWL_PCI_DEVICE(0x4232, 0x1301, iwl5100_agn_cfg)}, /* Half Mini Card */
  3125. {IWL_PCI_DEVICE(0x4232, 0x1204, iwl5100_agn_cfg)}, /* Mini Card */
  3126. {IWL_PCI_DEVICE(0x4232, 0x1304, iwl5100_agn_cfg)}, /* Half Mini Card */
  3127. {IWL_PCI_DEVICE(0x4232, 0x1205, iwl5100_bgn_cfg)}, /* Mini Card */
  3128. {IWL_PCI_DEVICE(0x4232, 0x1305, iwl5100_bgn_cfg)}, /* Half Mini Card */
  3129. {IWL_PCI_DEVICE(0x4232, 0x1206, iwl5100_abg_cfg)}, /* Mini Card */
  3130. {IWL_PCI_DEVICE(0x4232, 0x1306, iwl5100_abg_cfg)}, /* Half Mini Card */
  3131. {IWL_PCI_DEVICE(0x4232, 0x1221, iwl5100_agn_cfg)}, /* Mini Card */
  3132. {IWL_PCI_DEVICE(0x4232, 0x1321, iwl5100_agn_cfg)}, /* Half Mini Card */
  3133. {IWL_PCI_DEVICE(0x4232, 0x1224, iwl5100_agn_cfg)}, /* Mini Card */
  3134. {IWL_PCI_DEVICE(0x4232, 0x1324, iwl5100_agn_cfg)}, /* Half Mini Card */
  3135. {IWL_PCI_DEVICE(0x4232, 0x1225, iwl5100_bgn_cfg)}, /* Mini Card */
  3136. {IWL_PCI_DEVICE(0x4232, 0x1325, iwl5100_bgn_cfg)}, /* Half Mini Card */
  3137. {IWL_PCI_DEVICE(0x4232, 0x1226, iwl5100_abg_cfg)}, /* Mini Card */
  3138. {IWL_PCI_DEVICE(0x4232, 0x1326, iwl5100_abg_cfg)}, /* Half Mini Card */
  3139. {IWL_PCI_DEVICE(0x4237, 0x1211, iwl5100_agn_cfg)}, /* Mini Card */
  3140. {IWL_PCI_DEVICE(0x4237, 0x1311, iwl5100_agn_cfg)}, /* Half Mini Card */
  3141. {IWL_PCI_DEVICE(0x4237, 0x1214, iwl5100_agn_cfg)}, /* Mini Card */
  3142. {IWL_PCI_DEVICE(0x4237, 0x1314, iwl5100_agn_cfg)}, /* Half Mini Card */
  3143. {IWL_PCI_DEVICE(0x4237, 0x1215, iwl5100_bgn_cfg)}, /* Mini Card */
  3144. {IWL_PCI_DEVICE(0x4237, 0x1315, iwl5100_bgn_cfg)}, /* Half Mini Card */
  3145. {IWL_PCI_DEVICE(0x4237, 0x1216, iwl5100_abg_cfg)}, /* Mini Card */
  3146. {IWL_PCI_DEVICE(0x4237, 0x1316, iwl5100_abg_cfg)}, /* Half Mini Card */
  3147. /* 5300 Series WiFi */
  3148. {IWL_PCI_DEVICE(0x4235, 0x1021, iwl5300_agn_cfg)}, /* Mini Card */
  3149. {IWL_PCI_DEVICE(0x4235, 0x1121, iwl5300_agn_cfg)}, /* Half Mini Card */
  3150. {IWL_PCI_DEVICE(0x4235, 0x1024, iwl5300_agn_cfg)}, /* Mini Card */
  3151. {IWL_PCI_DEVICE(0x4235, 0x1124, iwl5300_agn_cfg)}, /* Half Mini Card */
  3152. {IWL_PCI_DEVICE(0x4235, 0x1001, iwl5300_agn_cfg)}, /* Mini Card */
  3153. {IWL_PCI_DEVICE(0x4235, 0x1101, iwl5300_agn_cfg)}, /* Half Mini Card */
  3154. {IWL_PCI_DEVICE(0x4235, 0x1004, iwl5300_agn_cfg)}, /* Mini Card */
  3155. {IWL_PCI_DEVICE(0x4235, 0x1104, iwl5300_agn_cfg)}, /* Half Mini Card */
  3156. {IWL_PCI_DEVICE(0x4236, 0x1011, iwl5300_agn_cfg)}, /* Mini Card */
  3157. {IWL_PCI_DEVICE(0x4236, 0x1111, iwl5300_agn_cfg)}, /* Half Mini Card */
  3158. {IWL_PCI_DEVICE(0x4236, 0x1014, iwl5300_agn_cfg)}, /* Mini Card */
  3159. {IWL_PCI_DEVICE(0x4236, 0x1114, iwl5300_agn_cfg)}, /* Half Mini Card */
  3160. /* 5350 Series WiFi/WiMax */
  3161. {IWL_PCI_DEVICE(0x423A, 0x1001, iwl5350_agn_cfg)}, /* Mini Card */
  3162. {IWL_PCI_DEVICE(0x423A, 0x1021, iwl5350_agn_cfg)}, /* Mini Card */
  3163. {IWL_PCI_DEVICE(0x423B, 0x1011, iwl5350_agn_cfg)}, /* Mini Card */
  3164. /* 5150 Series Wifi/WiMax */
  3165. {IWL_PCI_DEVICE(0x423C, 0x1201, iwl5150_agn_cfg)}, /* Mini Card */
  3166. {IWL_PCI_DEVICE(0x423C, 0x1301, iwl5150_agn_cfg)}, /* Half Mini Card */
  3167. {IWL_PCI_DEVICE(0x423C, 0x1206, iwl5150_abg_cfg)}, /* Mini Card */
  3168. {IWL_PCI_DEVICE(0x423C, 0x1306, iwl5150_abg_cfg)}, /* Half Mini Card */
  3169. {IWL_PCI_DEVICE(0x423C, 0x1221, iwl5150_agn_cfg)}, /* Mini Card */
  3170. {IWL_PCI_DEVICE(0x423C, 0x1321, iwl5150_agn_cfg)}, /* Half Mini Card */
  3171. {IWL_PCI_DEVICE(0x423D, 0x1211, iwl5150_agn_cfg)}, /* Mini Card */
  3172. {IWL_PCI_DEVICE(0x423D, 0x1311, iwl5150_agn_cfg)}, /* Half Mini Card */
  3173. {IWL_PCI_DEVICE(0x423D, 0x1216, iwl5150_abg_cfg)}, /* Mini Card */
  3174. {IWL_PCI_DEVICE(0x423D, 0x1316, iwl5150_abg_cfg)}, /* Half Mini Card */
  3175. /* 6x00 Series */
  3176. {IWL_PCI_DEVICE(0x422B, 0x1101, iwl6000_3agn_cfg)},
  3177. {IWL_PCI_DEVICE(0x422B, 0x1121, iwl6000_3agn_cfg)},
  3178. {IWL_PCI_DEVICE(0x422C, 0x1301, iwl6000i_2agn_cfg)},
  3179. {IWL_PCI_DEVICE(0x422C, 0x1306, iwl6000i_2abg_cfg)},
  3180. {IWL_PCI_DEVICE(0x422C, 0x1307, iwl6000i_2bg_cfg)},
  3181. {IWL_PCI_DEVICE(0x422C, 0x1321, iwl6000i_2agn_cfg)},
  3182. {IWL_PCI_DEVICE(0x422C, 0x1326, iwl6000i_2abg_cfg)},
  3183. {IWL_PCI_DEVICE(0x4238, 0x1111, iwl6000_3agn_cfg)},
  3184. {IWL_PCI_DEVICE(0x4239, 0x1311, iwl6000i_2agn_cfg)},
  3185. {IWL_PCI_DEVICE(0x4239, 0x1316, iwl6000i_2abg_cfg)},
  3186. {IWL_PCI_DEVICE(0x0082, 0x1201, iwl6000i_g2_2agn_cfg)},
  3187. /* 6x50 WiFi/WiMax Series */
  3188. {IWL_PCI_DEVICE(0x0087, 0x1301, iwl6050_2agn_cfg)},
  3189. {IWL_PCI_DEVICE(0x0087, 0x1306, iwl6050_2abg_cfg)},
  3190. {IWL_PCI_DEVICE(0x0087, 0x1321, iwl6050_2agn_cfg)},
  3191. {IWL_PCI_DEVICE(0x0087, 0x1326, iwl6050_2abg_cfg)},
  3192. {IWL_PCI_DEVICE(0x0089, 0x1311, iwl6050_2agn_cfg)},
  3193. {IWL_PCI_DEVICE(0x0089, 0x1316, iwl6050_2abg_cfg)},
  3194. /* 1000 Series WiFi */
  3195. {IWL_PCI_DEVICE(0x0083, 0x1205, iwl1000_bgn_cfg)},
  3196. {IWL_PCI_DEVICE(0x0083, 0x1305, iwl1000_bgn_cfg)},
  3197. {IWL_PCI_DEVICE(0x0083, 0x1225, iwl1000_bgn_cfg)},
  3198. {IWL_PCI_DEVICE(0x0083, 0x1325, iwl1000_bgn_cfg)},
  3199. {IWL_PCI_DEVICE(0x0084, 0x1215, iwl1000_bgn_cfg)},
  3200. {IWL_PCI_DEVICE(0x0084, 0x1315, iwl1000_bgn_cfg)},
  3201. {IWL_PCI_DEVICE(0x0083, 0x1206, iwl1000_bg_cfg)},
  3202. {IWL_PCI_DEVICE(0x0083, 0x1306, iwl1000_bg_cfg)},
  3203. {IWL_PCI_DEVICE(0x0083, 0x1226, iwl1000_bg_cfg)},
  3204. {IWL_PCI_DEVICE(0x0083, 0x1326, iwl1000_bg_cfg)},
  3205. {IWL_PCI_DEVICE(0x0084, 0x1216, iwl1000_bg_cfg)},
  3206. {IWL_PCI_DEVICE(0x0084, 0x1316, iwl1000_bg_cfg)},
  3207. #endif /* CONFIG_IWL5000 */
  3208. {0}
  3209. };
  3210. MODULE_DEVICE_TABLE(pci, iwl_hw_card_ids);
  3211. static struct pci_driver iwl_driver = {
  3212. .name = DRV_NAME,
  3213. .id_table = iwl_hw_card_ids,
  3214. .probe = iwl_pci_probe,
  3215. .remove = __devexit_p(iwl_pci_remove),
  3216. #ifdef CONFIG_PM
  3217. .suspend = iwl_pci_suspend,
  3218. .resume = iwl_pci_resume,
  3219. #endif
  3220. };
  3221. static int __init iwl_init(void)
  3222. {
  3223. int ret;
  3224. printk(KERN_INFO DRV_NAME ": " DRV_DESCRIPTION ", " DRV_VERSION "\n");
  3225. printk(KERN_INFO DRV_NAME ": " DRV_COPYRIGHT "\n");
  3226. ret = iwlagn_rate_control_register();
  3227. if (ret) {
  3228. printk(KERN_ERR DRV_NAME
  3229. "Unable to register rate control algorithm: %d\n", ret);
  3230. return ret;
  3231. }
  3232. ret = pci_register_driver(&iwl_driver);
  3233. if (ret) {
  3234. printk(KERN_ERR DRV_NAME "Unable to initialize PCI module\n");
  3235. goto error_register;
  3236. }
  3237. return ret;
  3238. error_register:
  3239. iwlagn_rate_control_unregister();
  3240. return ret;
  3241. }
  3242. static void __exit iwl_exit(void)
  3243. {
  3244. pci_unregister_driver(&iwl_driver);
  3245. iwlagn_rate_control_unregister();
  3246. }
  3247. module_exit(iwl_exit);
  3248. module_init(iwl_init);
  3249. #ifdef CONFIG_IWLWIFI_DEBUG
  3250. module_param_named(debug50, iwl_debug_level, uint, S_IRUGO);
  3251. MODULE_PARM_DESC(debug50, "50XX debug output mask (deprecated)");
  3252. module_param_named(debug, iwl_debug_level, uint, S_IRUGO | S_IWUSR);
  3253. MODULE_PARM_DESC(debug, "debug output mask");
  3254. #endif
  3255. module_param_named(swcrypto50, iwlagn_mod_params.sw_crypto, bool, S_IRUGO);
  3256. MODULE_PARM_DESC(swcrypto50,
  3257. "using crypto in software (default 0 [hardware]) (deprecated)");
  3258. module_param_named(swcrypto, iwlagn_mod_params.sw_crypto, int, S_IRUGO);
  3259. MODULE_PARM_DESC(swcrypto, "using crypto in software (default 0 [hardware])");
  3260. module_param_named(queues_num50,
  3261. iwlagn_mod_params.num_of_queues, int, S_IRUGO);
  3262. MODULE_PARM_DESC(queues_num50,
  3263. "number of hw queues in 50xx series (deprecated)");
  3264. module_param_named(queues_num, iwlagn_mod_params.num_of_queues, int, S_IRUGO);
  3265. MODULE_PARM_DESC(queues_num, "number of hw queues.");
  3266. module_param_named(11n_disable50, iwlagn_mod_params.disable_11n, int, S_IRUGO);
  3267. MODULE_PARM_DESC(11n_disable50, "disable 50XX 11n functionality (deprecated)");
  3268. module_param_named(11n_disable, iwlagn_mod_params.disable_11n, int, S_IRUGO);
  3269. MODULE_PARM_DESC(11n_disable, "disable 11n functionality");
  3270. module_param_named(amsdu_size_8K50, iwlagn_mod_params.amsdu_size_8K,
  3271. int, S_IRUGO);
  3272. MODULE_PARM_DESC(amsdu_size_8K50,
  3273. "enable 8K amsdu size in 50XX series (deprecated)");
  3274. module_param_named(amsdu_size_8K, iwlagn_mod_params.amsdu_size_8K,
  3275. int, S_IRUGO);
  3276. MODULE_PARM_DESC(amsdu_size_8K, "enable 8K amsdu size");
  3277. module_param_named(fw_restart50, iwlagn_mod_params.restart_fw, int, S_IRUGO);
  3278. MODULE_PARM_DESC(fw_restart50,
  3279. "restart firmware in case of error (deprecated)");
  3280. module_param_named(fw_restart, iwlagn_mod_params.restart_fw, int, S_IRUGO);
  3281. MODULE_PARM_DESC(fw_restart, "restart firmware in case of error");
  3282. module_param_named(
  3283. disable_hw_scan, iwlagn_mod_params.disable_hw_scan, int, S_IRUGO);
  3284. MODULE_PARM_DESC(disable_hw_scan, "disable hardware scanning (default 0)");