apply.c 30 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313314315316317318319320321322323324325326327328329330331332333334335336337338339340341342343344345346347348349350351352353354355356357358359360361362363364365366367368369370371372373374375376377378379380381382383384385386387388389390391392393394395396397398399400401402403404405406407408409410411412413414415416417418419420421422423424425426427428429430431432433434435436437438439440441442443444445446447448449450451452453454455456457458459460461462463464465466467468469470471472473474475476477478479480481482483484485486487488489490491492493494495496497498499500501502503504505506507508509510511512513514515516517518519520521522523524525526527528529530531532533534535536537538539540541542543544545546547548549550551552553554555556557558559560561562563564565566567568569570571572573574575576577578579580581582583584585586587588589590591592593594595596597598599600601602603604605606607608609610611612613614615616617618619620621622623624625626627628629630631632633634635636637638639640641642643644645646647648649650651652653654655656657658659660661662663664665666667668669670671672673674675676677678679680681682683684685686687688689690691692693694695696697698699700701702703704705706707708709710711712713714715716717718719720721722723724725726727728729730731732733734735736737738739740741742743744745746747748749750751752753754755756757758759760761762763764765766767768769770771772773774775776777778779780781782783784785786787788789790791792793794795796797798799800801802803804805806807808809810811812813814815816817818819820821822823824825826827828829830831832833834835836837838839840841842843844845846847848849850851852853854855856857858859860861862863864865866867868869870871872873874875876877878879880881882883884885886887888889890891892893894895896897898899900901902903904905906907908909910911912913914915916917918919920921922923924925926927928929930931932933934935936937938939940941942943944945946947948949950951952953954955956957958959960961962963964965966967968969970971972973974975976977978979980981982983984985986987988989990991992993994995996997998999100010011002100310041005100610071008100910101011101210131014101510161017101810191020102110221023102410251026102710281029103010311032103310341035103610371038103910401041104210431044104510461047104810491050105110521053105410551056105710581059106010611062106310641065106610671068106910701071107210731074107510761077107810791080108110821083108410851086108710881089109010911092109310941095109610971098109911001101110211031104110511061107110811091110111111121113111411151116111711181119112011211122112311241125112611271128112911301131113211331134113511361137113811391140114111421143114411451146114711481149115011511152115311541155115611571158115911601161116211631164116511661167116811691170117111721173117411751176117711781179118011811182118311841185118611871188118911901191119211931194119511961197119811991200120112021203120412051206120712081209121012111212121312141215121612171218121912201221122212231224122512261227122812291230123112321233123412351236123712381239124012411242124312441245124612471248124912501251125212531254125512561257125812591260126112621263126412651266126712681269127012711272127312741275127612771278127912801281128212831284128512861287128812891290129112921293129412951296129712981299130013011302130313041305130613071308130913101311131213131314131513161317131813191320132113221323132413251326132713281329133013311332133313341335133613371338133913401341134213431344134513461347134813491350135113521353135413551356135713581359136013611362136313641365136613671368136913701371137213731374137513761377137813791380138113821383138413851386138713881389139013911392139313941395139613971398139914001401140214031404140514061407140814091410141114121413141414151416141714181419142014211422142314241425142614271428142914301431143214331434143514361437143814391440144114421443144414451446144714481449145014511452145314541455145614571458145914601461146214631464146514661467146814691470147114721473147414751476147714781479148014811482148314841485148614871488148914901491149214931494149514961497
  1. /*
  2. * Copyright (C) 2011 Texas Instruments
  3. * Author: Tomi Valkeinen <tomi.valkeinen@ti.com>
  4. *
  5. * This program is free software; you can redistribute it and/or modify it
  6. * under the terms of the GNU General Public License version 2 as published by
  7. * the Free Software Foundation.
  8. *
  9. * This program is distributed in the hope that it will be useful, but WITHOUT
  10. * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
  11. * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for
  12. * more details.
  13. *
  14. * You should have received a copy of the GNU General Public License along with
  15. * this program. If not, see <http://www.gnu.org/licenses/>.
  16. */
  17. #define DSS_SUBSYS_NAME "APPLY"
  18. #include <linux/kernel.h>
  19. #include <linux/slab.h>
  20. #include <linux/spinlock.h>
  21. #include <linux/jiffies.h>
  22. #include <video/omapdss.h>
  23. #include "dss.h"
  24. #include "dss_features.h"
  25. /*
  26. * We have 4 levels of cache for the dispc settings. First two are in SW and
  27. * the latter two in HW.
  28. *
  29. * set_info()
  30. * v
  31. * +--------------------+
  32. * | user_info |
  33. * +--------------------+
  34. * v
  35. * apply()
  36. * v
  37. * +--------------------+
  38. * | info |
  39. * +--------------------+
  40. * v
  41. * write_regs()
  42. * v
  43. * +--------------------+
  44. * | shadow registers |
  45. * +--------------------+
  46. * v
  47. * VFP or lcd/digit_enable
  48. * v
  49. * +--------------------+
  50. * | registers |
  51. * +--------------------+
  52. */
  53. struct ovl_priv_data {
  54. bool user_info_dirty;
  55. struct omap_overlay_info user_info;
  56. bool info_dirty;
  57. struct omap_overlay_info info;
  58. bool shadow_info_dirty;
  59. bool extra_info_dirty;
  60. bool shadow_extra_info_dirty;
  61. bool enabled;
  62. enum omap_channel channel;
  63. u32 fifo_low, fifo_high;
  64. /*
  65. * True if overlay is to be enabled. Used to check and calculate configs
  66. * for the overlay before it is enabled in the HW.
  67. */
  68. bool enabling;
  69. };
  70. struct mgr_priv_data {
  71. bool user_info_dirty;
  72. struct omap_overlay_manager_info user_info;
  73. bool info_dirty;
  74. struct omap_overlay_manager_info info;
  75. bool shadow_info_dirty;
  76. /* If true, GO bit is up and shadow registers cannot be written.
  77. * Never true for manual update displays */
  78. bool busy;
  79. /* If true, dispc output is enabled */
  80. bool updating;
  81. /* If true, a display is enabled using this manager */
  82. bool enabled;
  83. };
  84. static struct {
  85. struct ovl_priv_data ovl_priv_data_array[MAX_DSS_OVERLAYS];
  86. struct mgr_priv_data mgr_priv_data_array[MAX_DSS_MANAGERS];
  87. bool fifo_merge_dirty;
  88. bool fifo_merge;
  89. bool irq_enabled;
  90. } dss_data;
  91. /* protects dss_data */
  92. static spinlock_t data_lock;
  93. /* lock for blocking functions */
  94. static DEFINE_MUTEX(apply_lock);
  95. static DECLARE_COMPLETION(extra_updated_completion);
  96. static void dss_register_vsync_isr(void);
  97. static struct ovl_priv_data *get_ovl_priv(struct omap_overlay *ovl)
  98. {
  99. return &dss_data.ovl_priv_data_array[ovl->id];
  100. }
  101. static struct mgr_priv_data *get_mgr_priv(struct omap_overlay_manager *mgr)
  102. {
  103. return &dss_data.mgr_priv_data_array[mgr->id];
  104. }
  105. void dss_apply_init(void)
  106. {
  107. const int num_ovls = dss_feat_get_num_ovls();
  108. int i;
  109. spin_lock_init(&data_lock);
  110. for (i = 0; i < num_ovls; ++i) {
  111. struct ovl_priv_data *op;
  112. op = &dss_data.ovl_priv_data_array[i];
  113. op->info.global_alpha = 255;
  114. switch (i) {
  115. case 0:
  116. op->info.zorder = 0;
  117. break;
  118. case 1:
  119. op->info.zorder =
  120. dss_has_feature(FEAT_ALPHA_FREE_ZORDER) ? 3 : 0;
  121. break;
  122. case 2:
  123. op->info.zorder =
  124. dss_has_feature(FEAT_ALPHA_FREE_ZORDER) ? 2 : 0;
  125. break;
  126. case 3:
  127. op->info.zorder =
  128. dss_has_feature(FEAT_ALPHA_FREE_ZORDER) ? 1 : 0;
  129. break;
  130. }
  131. op->user_info = op->info;
  132. }
  133. }
  134. static bool ovl_manual_update(struct omap_overlay *ovl)
  135. {
  136. return ovl->manager->device->caps & OMAP_DSS_DISPLAY_CAP_MANUAL_UPDATE;
  137. }
  138. static bool mgr_manual_update(struct omap_overlay_manager *mgr)
  139. {
  140. return mgr->device->caps & OMAP_DSS_DISPLAY_CAP_MANUAL_UPDATE;
  141. }
  142. static int dss_check_settings_low(struct omap_overlay_manager *mgr,
  143. struct omap_dss_device *dssdev, bool applying)
  144. {
  145. struct omap_overlay_info *oi;
  146. struct omap_overlay_manager_info *mi;
  147. struct omap_overlay *ovl;
  148. struct omap_overlay_info *ois[MAX_DSS_OVERLAYS];
  149. struct ovl_priv_data *op;
  150. struct mgr_priv_data *mp;
  151. mp = get_mgr_priv(mgr);
  152. if (applying && mp->user_info_dirty)
  153. mi = &mp->user_info;
  154. else
  155. mi = &mp->info;
  156. /* collect the infos to be tested into the array */
  157. list_for_each_entry(ovl, &mgr->overlays, list) {
  158. op = get_ovl_priv(ovl);
  159. if (!op->enabled && !op->enabling)
  160. oi = NULL;
  161. else if (applying && op->user_info_dirty)
  162. oi = &op->user_info;
  163. else
  164. oi = &op->info;
  165. ois[ovl->id] = oi;
  166. }
  167. return dss_mgr_check(mgr, dssdev, mi, ois);
  168. }
  169. /*
  170. * check manager and overlay settings using overlay_info from data->info
  171. */
  172. static int dss_check_settings(struct omap_overlay_manager *mgr,
  173. struct omap_dss_device *dssdev)
  174. {
  175. return dss_check_settings_low(mgr, dssdev, false);
  176. }
  177. /*
  178. * check manager and overlay settings using overlay_info from ovl->info if
  179. * dirty and from data->info otherwise
  180. */
  181. static int dss_check_settings_apply(struct omap_overlay_manager *mgr,
  182. struct omap_dss_device *dssdev)
  183. {
  184. return dss_check_settings_low(mgr, dssdev, true);
  185. }
  186. static bool need_isr(void)
  187. {
  188. const int num_mgrs = dss_feat_get_num_mgrs();
  189. int i;
  190. for (i = 0; i < num_mgrs; ++i) {
  191. struct omap_overlay_manager *mgr;
  192. struct mgr_priv_data *mp;
  193. struct omap_overlay *ovl;
  194. mgr = omap_dss_get_overlay_manager(i);
  195. mp = get_mgr_priv(mgr);
  196. if (!mp->enabled)
  197. continue;
  198. if (mgr_manual_update(mgr)) {
  199. /* to catch FRAMEDONE */
  200. if (mp->updating)
  201. return true;
  202. } else {
  203. /* to catch GO bit going down */
  204. if (mp->busy)
  205. return true;
  206. /* to write new values to registers */
  207. if (mp->info_dirty)
  208. return true;
  209. /* to set GO bit */
  210. if (mp->shadow_info_dirty)
  211. return true;
  212. list_for_each_entry(ovl, &mgr->overlays, list) {
  213. struct ovl_priv_data *op;
  214. op = get_ovl_priv(ovl);
  215. /*
  216. * NOTE: we check extra_info flags even for
  217. * disabled overlays, as extra_infos need to be
  218. * always written.
  219. */
  220. /* to write new values to registers */
  221. if (op->extra_info_dirty)
  222. return true;
  223. /* to set GO bit */
  224. if (op->shadow_extra_info_dirty)
  225. return true;
  226. if (!op->enabled)
  227. continue;
  228. /* to write new values to registers */
  229. if (op->info_dirty)
  230. return true;
  231. /* to set GO bit */
  232. if (op->shadow_info_dirty)
  233. return true;
  234. }
  235. }
  236. }
  237. return false;
  238. }
  239. static bool need_go(struct omap_overlay_manager *mgr)
  240. {
  241. struct omap_overlay *ovl;
  242. struct mgr_priv_data *mp;
  243. struct ovl_priv_data *op;
  244. mp = get_mgr_priv(mgr);
  245. if (mp->shadow_info_dirty)
  246. return true;
  247. list_for_each_entry(ovl, &mgr->overlays, list) {
  248. op = get_ovl_priv(ovl);
  249. if (op->shadow_info_dirty || op->shadow_extra_info_dirty)
  250. return true;
  251. }
  252. return false;
  253. }
  254. /* returns true if an extra_info field is currently being updated */
  255. static bool extra_info_update_ongoing(void)
  256. {
  257. const int num_ovls = omap_dss_get_num_overlays();
  258. struct ovl_priv_data *op;
  259. struct omap_overlay *ovl;
  260. struct mgr_priv_data *mp;
  261. int i;
  262. for (i = 0; i < num_ovls; ++i) {
  263. ovl = omap_dss_get_overlay(i);
  264. op = get_ovl_priv(ovl);
  265. if (!ovl->manager)
  266. continue;
  267. mp = get_mgr_priv(ovl->manager);
  268. if (!mp->enabled)
  269. continue;
  270. if (!mp->updating)
  271. continue;
  272. if (op->extra_info_dirty || op->shadow_extra_info_dirty)
  273. return true;
  274. }
  275. return false;
  276. }
  277. /* wait until no extra_info updates are pending */
  278. static void wait_pending_extra_info_updates(void)
  279. {
  280. bool updating;
  281. unsigned long flags;
  282. unsigned long t;
  283. int r;
  284. spin_lock_irqsave(&data_lock, flags);
  285. updating = extra_info_update_ongoing();
  286. if (!updating) {
  287. spin_unlock_irqrestore(&data_lock, flags);
  288. return;
  289. }
  290. init_completion(&extra_updated_completion);
  291. spin_unlock_irqrestore(&data_lock, flags);
  292. t = msecs_to_jiffies(500);
  293. r = wait_for_completion_timeout(&extra_updated_completion, t);
  294. if (r == 0)
  295. DSSWARN("timeout in wait_pending_extra_info_updates\n");
  296. else if (r < 0)
  297. DSSERR("wait_pending_extra_info_updates failed: %d\n", r);
  298. }
  299. int dss_mgr_wait_for_go(struct omap_overlay_manager *mgr)
  300. {
  301. unsigned long timeout = msecs_to_jiffies(500);
  302. struct mgr_priv_data *mp;
  303. u32 irq;
  304. int r;
  305. int i;
  306. struct omap_dss_device *dssdev = mgr->device;
  307. if (!dssdev || dssdev->state != OMAP_DSS_DISPLAY_ACTIVE)
  308. return 0;
  309. if (mgr_manual_update(mgr))
  310. return 0;
  311. r = dispc_runtime_get();
  312. if (r)
  313. return r;
  314. irq = dispc_mgr_get_vsync_irq(mgr->id);
  315. mp = get_mgr_priv(mgr);
  316. i = 0;
  317. while (1) {
  318. unsigned long flags;
  319. bool shadow_dirty, dirty;
  320. spin_lock_irqsave(&data_lock, flags);
  321. dirty = mp->info_dirty;
  322. shadow_dirty = mp->shadow_info_dirty;
  323. spin_unlock_irqrestore(&data_lock, flags);
  324. if (!dirty && !shadow_dirty) {
  325. r = 0;
  326. break;
  327. }
  328. /* 4 iterations is the worst case:
  329. * 1 - initial iteration, dirty = true (between VFP and VSYNC)
  330. * 2 - first VSYNC, dirty = true
  331. * 3 - dirty = false, shadow_dirty = true
  332. * 4 - shadow_dirty = false */
  333. if (i++ == 3) {
  334. DSSERR("mgr(%d)->wait_for_go() not finishing\n",
  335. mgr->id);
  336. r = 0;
  337. break;
  338. }
  339. r = omap_dispc_wait_for_irq_interruptible_timeout(irq, timeout);
  340. if (r == -ERESTARTSYS)
  341. break;
  342. if (r) {
  343. DSSERR("mgr(%d)->wait_for_go() timeout\n", mgr->id);
  344. break;
  345. }
  346. }
  347. dispc_runtime_put();
  348. return r;
  349. }
  350. int dss_mgr_wait_for_go_ovl(struct omap_overlay *ovl)
  351. {
  352. unsigned long timeout = msecs_to_jiffies(500);
  353. struct ovl_priv_data *op;
  354. struct omap_dss_device *dssdev;
  355. u32 irq;
  356. int r;
  357. int i;
  358. if (!ovl->manager)
  359. return 0;
  360. dssdev = ovl->manager->device;
  361. if (!dssdev || dssdev->state != OMAP_DSS_DISPLAY_ACTIVE)
  362. return 0;
  363. if (ovl_manual_update(ovl))
  364. return 0;
  365. r = dispc_runtime_get();
  366. if (r)
  367. return r;
  368. irq = dispc_mgr_get_vsync_irq(ovl->manager->id);
  369. op = get_ovl_priv(ovl);
  370. i = 0;
  371. while (1) {
  372. unsigned long flags;
  373. bool shadow_dirty, dirty;
  374. spin_lock_irqsave(&data_lock, flags);
  375. dirty = op->info_dirty;
  376. shadow_dirty = op->shadow_info_dirty;
  377. spin_unlock_irqrestore(&data_lock, flags);
  378. if (!dirty && !shadow_dirty) {
  379. r = 0;
  380. break;
  381. }
  382. /* 4 iterations is the worst case:
  383. * 1 - initial iteration, dirty = true (between VFP and VSYNC)
  384. * 2 - first VSYNC, dirty = true
  385. * 3 - dirty = false, shadow_dirty = true
  386. * 4 - shadow_dirty = false */
  387. if (i++ == 3) {
  388. DSSERR("ovl(%d)->wait_for_go() not finishing\n",
  389. ovl->id);
  390. r = 0;
  391. break;
  392. }
  393. r = omap_dispc_wait_for_irq_interruptible_timeout(irq, timeout);
  394. if (r == -ERESTARTSYS)
  395. break;
  396. if (r) {
  397. DSSERR("ovl(%d)->wait_for_go() timeout\n", ovl->id);
  398. break;
  399. }
  400. }
  401. dispc_runtime_put();
  402. return r;
  403. }
  404. static void dss_ovl_write_regs(struct omap_overlay *ovl)
  405. {
  406. struct ovl_priv_data *op = get_ovl_priv(ovl);
  407. struct omap_overlay_info *oi;
  408. bool ilace, replication;
  409. struct mgr_priv_data *mp;
  410. int r;
  411. DSSDBGF("%d", ovl->id);
  412. if (!op->enabled || !op->info_dirty)
  413. return;
  414. oi = &op->info;
  415. replication = dss_use_replication(ovl->manager->device, oi->color_mode);
  416. ilace = ovl->manager->device->type == OMAP_DISPLAY_TYPE_VENC;
  417. r = dispc_ovl_setup(ovl->id, oi, ilace, replication);
  418. if (r) {
  419. /*
  420. * We can't do much here, as this function can be called from
  421. * vsync interrupt.
  422. */
  423. DSSERR("dispc_ovl_setup failed for ovl %d\n", ovl->id);
  424. /* This will leave fifo configurations in a nonoptimal state */
  425. op->enabled = false;
  426. dispc_ovl_enable(ovl->id, false);
  427. return;
  428. }
  429. mp = get_mgr_priv(ovl->manager);
  430. op->info_dirty = false;
  431. if (mp->updating)
  432. op->shadow_info_dirty = true;
  433. }
  434. static void dss_ovl_write_regs_extra(struct omap_overlay *ovl)
  435. {
  436. struct ovl_priv_data *op = get_ovl_priv(ovl);
  437. struct mgr_priv_data *mp;
  438. DSSDBGF("%d", ovl->id);
  439. if (!op->extra_info_dirty)
  440. return;
  441. /* note: write also when op->enabled == false, so that the ovl gets
  442. * disabled */
  443. dispc_ovl_enable(ovl->id, op->enabled);
  444. dispc_ovl_set_channel_out(ovl->id, op->channel);
  445. dispc_ovl_set_fifo_threshold(ovl->id, op->fifo_low, op->fifo_high);
  446. mp = get_mgr_priv(ovl->manager);
  447. op->extra_info_dirty = false;
  448. if (mp->updating)
  449. op->shadow_extra_info_dirty = true;
  450. }
  451. static void dss_mgr_write_regs(struct omap_overlay_manager *mgr)
  452. {
  453. struct mgr_priv_data *mp = get_mgr_priv(mgr);
  454. struct omap_overlay *ovl;
  455. DSSDBGF("%d", mgr->id);
  456. if (!mp->enabled)
  457. return;
  458. WARN_ON(mp->busy);
  459. /* Commit overlay settings */
  460. list_for_each_entry(ovl, &mgr->overlays, list) {
  461. dss_ovl_write_regs(ovl);
  462. dss_ovl_write_regs_extra(ovl);
  463. }
  464. if (mp->info_dirty) {
  465. dispc_mgr_setup(mgr->id, &mp->info);
  466. mp->info_dirty = false;
  467. if (mp->updating)
  468. mp->shadow_info_dirty = true;
  469. }
  470. }
  471. static void dss_write_regs_common(void)
  472. {
  473. const int num_mgrs = omap_dss_get_num_overlay_managers();
  474. int i;
  475. if (!dss_data.fifo_merge_dirty)
  476. return;
  477. for (i = 0; i < num_mgrs; ++i) {
  478. struct omap_overlay_manager *mgr;
  479. struct mgr_priv_data *mp;
  480. mgr = omap_dss_get_overlay_manager(i);
  481. mp = get_mgr_priv(mgr);
  482. if (mp->enabled) {
  483. if (dss_data.fifo_merge_dirty) {
  484. dispc_enable_fifomerge(dss_data.fifo_merge);
  485. dss_data.fifo_merge_dirty = false;
  486. }
  487. if (mp->updating)
  488. mp->shadow_info_dirty = true;
  489. }
  490. }
  491. }
  492. static void dss_write_regs(void)
  493. {
  494. const int num_mgrs = omap_dss_get_num_overlay_managers();
  495. int i;
  496. dss_write_regs_common();
  497. for (i = 0; i < num_mgrs; ++i) {
  498. struct omap_overlay_manager *mgr;
  499. struct mgr_priv_data *mp;
  500. int r;
  501. mgr = omap_dss_get_overlay_manager(i);
  502. mp = get_mgr_priv(mgr);
  503. if (!mp->enabled || mgr_manual_update(mgr) || mp->busy)
  504. continue;
  505. r = dss_check_settings(mgr, mgr->device);
  506. if (r) {
  507. DSSERR("cannot write registers for manager %s: "
  508. "illegal configuration\n", mgr->name);
  509. continue;
  510. }
  511. dss_mgr_write_regs(mgr);
  512. }
  513. }
  514. static void dss_set_go_bits(void)
  515. {
  516. const int num_mgrs = omap_dss_get_num_overlay_managers();
  517. int i;
  518. for (i = 0; i < num_mgrs; ++i) {
  519. struct omap_overlay_manager *mgr;
  520. struct mgr_priv_data *mp;
  521. mgr = omap_dss_get_overlay_manager(i);
  522. mp = get_mgr_priv(mgr);
  523. if (!mp->enabled || mgr_manual_update(mgr) || mp->busy)
  524. continue;
  525. if (!need_go(mgr))
  526. continue;
  527. mp->busy = true;
  528. if (!dss_data.irq_enabled && need_isr())
  529. dss_register_vsync_isr();
  530. dispc_mgr_go(mgr->id);
  531. }
  532. }
  533. static void mgr_clear_shadow_dirty(struct omap_overlay_manager *mgr)
  534. {
  535. struct omap_overlay *ovl;
  536. struct mgr_priv_data *mp;
  537. struct ovl_priv_data *op;
  538. mp = get_mgr_priv(mgr);
  539. mp->shadow_info_dirty = false;
  540. list_for_each_entry(ovl, &mgr->overlays, list) {
  541. op = get_ovl_priv(ovl);
  542. op->shadow_info_dirty = false;
  543. op->shadow_extra_info_dirty = false;
  544. }
  545. }
  546. void dss_mgr_start_update(struct omap_overlay_manager *mgr)
  547. {
  548. struct mgr_priv_data *mp = get_mgr_priv(mgr);
  549. unsigned long flags;
  550. int r;
  551. spin_lock_irqsave(&data_lock, flags);
  552. WARN_ON(mp->updating);
  553. r = dss_check_settings(mgr, mgr->device);
  554. if (r) {
  555. DSSERR("cannot start manual update: illegal configuration\n");
  556. spin_unlock_irqrestore(&data_lock, flags);
  557. return;
  558. }
  559. dss_mgr_write_regs(mgr);
  560. dss_write_regs_common();
  561. mp->updating = true;
  562. if (!dss_data.irq_enabled && need_isr())
  563. dss_register_vsync_isr();
  564. dispc_mgr_enable(mgr->id, true);
  565. mgr_clear_shadow_dirty(mgr);
  566. spin_unlock_irqrestore(&data_lock, flags);
  567. }
  568. static void dss_apply_irq_handler(void *data, u32 mask);
  569. static void dss_register_vsync_isr(void)
  570. {
  571. const int num_mgrs = dss_feat_get_num_mgrs();
  572. u32 mask;
  573. int r, i;
  574. mask = 0;
  575. for (i = 0; i < num_mgrs; ++i)
  576. mask |= dispc_mgr_get_vsync_irq(i);
  577. for (i = 0; i < num_mgrs; ++i)
  578. mask |= dispc_mgr_get_framedone_irq(i);
  579. r = omap_dispc_register_isr(dss_apply_irq_handler, NULL, mask);
  580. WARN_ON(r);
  581. dss_data.irq_enabled = true;
  582. }
  583. static void dss_unregister_vsync_isr(void)
  584. {
  585. const int num_mgrs = dss_feat_get_num_mgrs();
  586. u32 mask;
  587. int r, i;
  588. mask = 0;
  589. for (i = 0; i < num_mgrs; ++i)
  590. mask |= dispc_mgr_get_vsync_irq(i);
  591. for (i = 0; i < num_mgrs; ++i)
  592. mask |= dispc_mgr_get_framedone_irq(i);
  593. r = omap_dispc_unregister_isr(dss_apply_irq_handler, NULL, mask);
  594. WARN_ON(r);
  595. dss_data.irq_enabled = false;
  596. }
  597. static void dss_apply_irq_handler(void *data, u32 mask)
  598. {
  599. const int num_mgrs = dss_feat_get_num_mgrs();
  600. int i;
  601. bool extra_updating;
  602. spin_lock(&data_lock);
  603. /* clear busy, updating flags, shadow_dirty flags */
  604. for (i = 0; i < num_mgrs; i++) {
  605. struct omap_overlay_manager *mgr;
  606. struct mgr_priv_data *mp;
  607. bool was_updating;
  608. mgr = omap_dss_get_overlay_manager(i);
  609. mp = get_mgr_priv(mgr);
  610. if (!mp->enabled)
  611. continue;
  612. was_updating = mp->updating;
  613. mp->updating = dispc_mgr_is_enabled(i);
  614. if (!mgr_manual_update(mgr)) {
  615. bool was_busy = mp->busy;
  616. mp->busy = dispc_mgr_go_busy(i);
  617. if (was_busy && !mp->busy)
  618. mgr_clear_shadow_dirty(mgr);
  619. }
  620. }
  621. dss_write_regs();
  622. dss_set_go_bits();
  623. extra_updating = extra_info_update_ongoing();
  624. if (!extra_updating)
  625. complete_all(&extra_updated_completion);
  626. if (!need_isr())
  627. dss_unregister_vsync_isr();
  628. spin_unlock(&data_lock);
  629. }
  630. static void omap_dss_mgr_apply_ovl(struct omap_overlay *ovl)
  631. {
  632. struct ovl_priv_data *op;
  633. op = get_ovl_priv(ovl);
  634. if (!op->user_info_dirty)
  635. return;
  636. op->user_info_dirty = false;
  637. op->info_dirty = true;
  638. op->info = op->user_info;
  639. }
  640. static void omap_dss_mgr_apply_mgr(struct omap_overlay_manager *mgr)
  641. {
  642. struct mgr_priv_data *mp;
  643. mp = get_mgr_priv(mgr);
  644. if (!mp->user_info_dirty)
  645. return;
  646. mp->user_info_dirty = false;
  647. mp->info_dirty = true;
  648. mp->info = mp->user_info;
  649. }
  650. int omap_dss_mgr_apply(struct omap_overlay_manager *mgr)
  651. {
  652. unsigned long flags;
  653. struct omap_overlay *ovl;
  654. int r;
  655. DSSDBG("omap_dss_mgr_apply(%s)\n", mgr->name);
  656. spin_lock_irqsave(&data_lock, flags);
  657. r = dss_check_settings_apply(mgr, mgr->device);
  658. if (r) {
  659. spin_unlock_irqrestore(&data_lock, flags);
  660. DSSERR("failed to apply settings: illegal configuration.\n");
  661. return r;
  662. }
  663. /* Configure overlays */
  664. list_for_each_entry(ovl, &mgr->overlays, list)
  665. omap_dss_mgr_apply_ovl(ovl);
  666. /* Configure manager */
  667. omap_dss_mgr_apply_mgr(mgr);
  668. dss_write_regs();
  669. dss_set_go_bits();
  670. spin_unlock_irqrestore(&data_lock, flags);
  671. return 0;
  672. }
  673. static void dss_apply_ovl_enable(struct omap_overlay *ovl, bool enable)
  674. {
  675. struct ovl_priv_data *op;
  676. op = get_ovl_priv(ovl);
  677. if (op->enabled == enable)
  678. return;
  679. op->enabled = enable;
  680. op->extra_info_dirty = true;
  681. }
  682. static void dss_apply_ovl_fifo_thresholds(struct omap_overlay *ovl,
  683. u32 fifo_low, u32 fifo_high)
  684. {
  685. struct ovl_priv_data *op = get_ovl_priv(ovl);
  686. if (op->fifo_low == fifo_low && op->fifo_high == fifo_high)
  687. return;
  688. op->fifo_low = fifo_low;
  689. op->fifo_high = fifo_high;
  690. op->extra_info_dirty = true;
  691. }
  692. static void dss_apply_fifo_merge(bool use_fifo_merge)
  693. {
  694. if (dss_data.fifo_merge == use_fifo_merge)
  695. return;
  696. dss_data.fifo_merge = use_fifo_merge;
  697. dss_data.fifo_merge_dirty = true;
  698. }
  699. static void dss_ovl_setup_fifo(struct omap_overlay *ovl,
  700. bool use_fifo_merge)
  701. {
  702. struct ovl_priv_data *op = get_ovl_priv(ovl);
  703. struct omap_dss_device *dssdev;
  704. u32 fifo_low, fifo_high;
  705. if (!op->enabled && !op->enabling)
  706. return;
  707. dssdev = ovl->manager->device;
  708. dispc_ovl_compute_fifo_thresholds(ovl->id, &fifo_low, &fifo_high,
  709. use_fifo_merge);
  710. dss_apply_ovl_fifo_thresholds(ovl, fifo_low, fifo_high);
  711. }
  712. static void dss_mgr_setup_fifos(struct omap_overlay_manager *mgr,
  713. bool use_fifo_merge)
  714. {
  715. struct omap_overlay *ovl;
  716. struct mgr_priv_data *mp;
  717. mp = get_mgr_priv(mgr);
  718. if (!mp->enabled)
  719. return;
  720. list_for_each_entry(ovl, &mgr->overlays, list)
  721. dss_ovl_setup_fifo(ovl, use_fifo_merge);
  722. }
  723. static void dss_setup_fifos(bool use_fifo_merge)
  724. {
  725. const int num_mgrs = omap_dss_get_num_overlay_managers();
  726. struct omap_overlay_manager *mgr;
  727. int i;
  728. for (i = 0; i < num_mgrs; ++i) {
  729. mgr = omap_dss_get_overlay_manager(i);
  730. dss_mgr_setup_fifos(mgr, use_fifo_merge);
  731. }
  732. }
  733. static int get_num_used_managers(void)
  734. {
  735. const int num_mgrs = omap_dss_get_num_overlay_managers();
  736. struct omap_overlay_manager *mgr;
  737. struct mgr_priv_data *mp;
  738. int i;
  739. int enabled_mgrs;
  740. enabled_mgrs = 0;
  741. for (i = 0; i < num_mgrs; ++i) {
  742. mgr = omap_dss_get_overlay_manager(i);
  743. mp = get_mgr_priv(mgr);
  744. if (!mp->enabled)
  745. continue;
  746. enabled_mgrs++;
  747. }
  748. return enabled_mgrs;
  749. }
  750. static int get_num_used_overlays(void)
  751. {
  752. const int num_ovls = omap_dss_get_num_overlays();
  753. struct omap_overlay *ovl;
  754. struct ovl_priv_data *op;
  755. struct mgr_priv_data *mp;
  756. int i;
  757. int enabled_ovls;
  758. enabled_ovls = 0;
  759. for (i = 0; i < num_ovls; ++i) {
  760. ovl = omap_dss_get_overlay(i);
  761. op = get_ovl_priv(ovl);
  762. if (!op->enabled && !op->enabling)
  763. continue;
  764. mp = get_mgr_priv(ovl->manager);
  765. if (!mp->enabled)
  766. continue;
  767. enabled_ovls++;
  768. }
  769. return enabled_ovls;
  770. }
  771. static bool get_use_fifo_merge(void)
  772. {
  773. int enabled_mgrs = get_num_used_managers();
  774. int enabled_ovls = get_num_used_overlays();
  775. if (!dss_has_feature(FEAT_FIFO_MERGE))
  776. return false;
  777. /*
  778. * In theory the only requirement for fifomerge is enabled_ovls <= 1.
  779. * However, if we have two managers enabled and set/unset the fifomerge,
  780. * we need to set the GO bits in particular sequence for the managers,
  781. * and wait in between.
  782. *
  783. * This is rather difficult as new apply calls can happen at any time,
  784. * so we simplify the problem by requiring also that enabled_mgrs <= 1.
  785. * In practice this shouldn't matter, because when only one overlay is
  786. * enabled, most likely only one output is enabled.
  787. */
  788. return enabled_mgrs <= 1 && enabled_ovls <= 1;
  789. }
  790. int dss_mgr_enable(struct omap_overlay_manager *mgr)
  791. {
  792. struct mgr_priv_data *mp = get_mgr_priv(mgr);
  793. unsigned long flags;
  794. int r;
  795. bool fifo_merge;
  796. mutex_lock(&apply_lock);
  797. if (mp->enabled)
  798. goto out;
  799. spin_lock_irqsave(&data_lock, flags);
  800. mp->enabled = true;
  801. r = dss_check_settings(mgr, mgr->device);
  802. if (r) {
  803. DSSERR("failed to enable manager %d: check_settings failed\n",
  804. mgr->id);
  805. goto err;
  806. }
  807. /* step 1: setup fifos/fifomerge before enabling the manager */
  808. fifo_merge = get_use_fifo_merge();
  809. dss_setup_fifos(fifo_merge);
  810. dss_apply_fifo_merge(fifo_merge);
  811. dss_write_regs();
  812. dss_set_go_bits();
  813. spin_unlock_irqrestore(&data_lock, flags);
  814. /* wait until fifo config is in */
  815. wait_pending_extra_info_updates();
  816. /* step 2: enable the manager */
  817. spin_lock_irqsave(&data_lock, flags);
  818. if (!mgr_manual_update(mgr))
  819. mp->updating = true;
  820. spin_unlock_irqrestore(&data_lock, flags);
  821. if (!mgr_manual_update(mgr))
  822. dispc_mgr_enable(mgr->id, true);
  823. out:
  824. mutex_unlock(&apply_lock);
  825. return 0;
  826. err:
  827. mp->enabled = false;
  828. spin_unlock_irqrestore(&data_lock, flags);
  829. mutex_unlock(&apply_lock);
  830. return r;
  831. }
  832. void dss_mgr_disable(struct omap_overlay_manager *mgr)
  833. {
  834. struct mgr_priv_data *mp = get_mgr_priv(mgr);
  835. unsigned long flags;
  836. bool fifo_merge;
  837. mutex_lock(&apply_lock);
  838. if (!mp->enabled)
  839. goto out;
  840. if (!mgr_manual_update(mgr))
  841. dispc_mgr_enable(mgr->id, false);
  842. spin_lock_irqsave(&data_lock, flags);
  843. mp->updating = false;
  844. mp->enabled = false;
  845. fifo_merge = get_use_fifo_merge();
  846. dss_setup_fifos(fifo_merge);
  847. dss_apply_fifo_merge(fifo_merge);
  848. dss_write_regs();
  849. dss_set_go_bits();
  850. spin_unlock_irqrestore(&data_lock, flags);
  851. wait_pending_extra_info_updates();
  852. out:
  853. mutex_unlock(&apply_lock);
  854. }
  855. int dss_mgr_set_info(struct omap_overlay_manager *mgr,
  856. struct omap_overlay_manager_info *info)
  857. {
  858. struct mgr_priv_data *mp = get_mgr_priv(mgr);
  859. unsigned long flags;
  860. int r;
  861. r = dss_mgr_simple_check(mgr, info);
  862. if (r)
  863. return r;
  864. spin_lock_irqsave(&data_lock, flags);
  865. mp->user_info = *info;
  866. mp->user_info_dirty = true;
  867. spin_unlock_irqrestore(&data_lock, flags);
  868. return 0;
  869. }
  870. void dss_mgr_get_info(struct omap_overlay_manager *mgr,
  871. struct omap_overlay_manager_info *info)
  872. {
  873. struct mgr_priv_data *mp = get_mgr_priv(mgr);
  874. unsigned long flags;
  875. spin_lock_irqsave(&data_lock, flags);
  876. *info = mp->user_info;
  877. spin_unlock_irqrestore(&data_lock, flags);
  878. }
  879. int dss_mgr_set_device(struct omap_overlay_manager *mgr,
  880. struct omap_dss_device *dssdev)
  881. {
  882. int r;
  883. mutex_lock(&apply_lock);
  884. if (dssdev->manager) {
  885. DSSERR("display '%s' already has a manager '%s'\n",
  886. dssdev->name, dssdev->manager->name);
  887. r = -EINVAL;
  888. goto err;
  889. }
  890. if ((mgr->supported_displays & dssdev->type) == 0) {
  891. DSSERR("display '%s' does not support manager '%s'\n",
  892. dssdev->name, mgr->name);
  893. r = -EINVAL;
  894. goto err;
  895. }
  896. dssdev->manager = mgr;
  897. mgr->device = dssdev;
  898. mutex_unlock(&apply_lock);
  899. return 0;
  900. err:
  901. mutex_unlock(&apply_lock);
  902. return r;
  903. }
  904. int dss_mgr_unset_device(struct omap_overlay_manager *mgr)
  905. {
  906. int r;
  907. mutex_lock(&apply_lock);
  908. if (!mgr->device) {
  909. DSSERR("failed to unset display, display not set.\n");
  910. r = -EINVAL;
  911. goto err;
  912. }
  913. /*
  914. * Don't allow currently enabled displays to have the overlay manager
  915. * pulled out from underneath them
  916. */
  917. if (mgr->device->state != OMAP_DSS_DISPLAY_DISABLED) {
  918. r = -EINVAL;
  919. goto err;
  920. }
  921. mgr->device->manager = NULL;
  922. mgr->device = NULL;
  923. mutex_unlock(&apply_lock);
  924. return 0;
  925. err:
  926. mutex_unlock(&apply_lock);
  927. return r;
  928. }
  929. int dss_ovl_set_info(struct omap_overlay *ovl,
  930. struct omap_overlay_info *info)
  931. {
  932. struct ovl_priv_data *op = get_ovl_priv(ovl);
  933. unsigned long flags;
  934. int r;
  935. r = dss_ovl_simple_check(ovl, info);
  936. if (r)
  937. return r;
  938. spin_lock_irqsave(&data_lock, flags);
  939. op->user_info = *info;
  940. op->user_info_dirty = true;
  941. spin_unlock_irqrestore(&data_lock, flags);
  942. return 0;
  943. }
  944. void dss_ovl_get_info(struct omap_overlay *ovl,
  945. struct omap_overlay_info *info)
  946. {
  947. struct ovl_priv_data *op = get_ovl_priv(ovl);
  948. unsigned long flags;
  949. spin_lock_irqsave(&data_lock, flags);
  950. *info = op->user_info;
  951. spin_unlock_irqrestore(&data_lock, flags);
  952. }
  953. int dss_ovl_set_manager(struct omap_overlay *ovl,
  954. struct omap_overlay_manager *mgr)
  955. {
  956. struct ovl_priv_data *op = get_ovl_priv(ovl);
  957. unsigned long flags;
  958. int r;
  959. if (!mgr)
  960. return -EINVAL;
  961. mutex_lock(&apply_lock);
  962. if (ovl->manager) {
  963. DSSERR("overlay '%s' already has a manager '%s'\n",
  964. ovl->name, ovl->manager->name);
  965. r = -EINVAL;
  966. goto err;
  967. }
  968. spin_lock_irqsave(&data_lock, flags);
  969. if (op->enabled) {
  970. spin_unlock_irqrestore(&data_lock, flags);
  971. DSSERR("overlay has to be disabled to change the manager\n");
  972. r = -EINVAL;
  973. goto err;
  974. }
  975. op->channel = mgr->id;
  976. op->extra_info_dirty = true;
  977. ovl->manager = mgr;
  978. list_add_tail(&ovl->list, &mgr->overlays);
  979. spin_unlock_irqrestore(&data_lock, flags);
  980. /* XXX: When there is an overlay on a DSI manual update display, and
  981. * the overlay is first disabled, then moved to tv, and enabled, we
  982. * seem to get SYNC_LOST_DIGIT error.
  983. *
  984. * Waiting doesn't seem to help, but updating the manual update display
  985. * after disabling the overlay seems to fix this. This hints that the
  986. * overlay is perhaps somehow tied to the LCD output until the output
  987. * is updated.
  988. *
  989. * Userspace workaround for this is to update the LCD after disabling
  990. * the overlay, but before moving the overlay to TV.
  991. */
  992. mutex_unlock(&apply_lock);
  993. return 0;
  994. err:
  995. mutex_unlock(&apply_lock);
  996. return r;
  997. }
  998. int dss_ovl_unset_manager(struct omap_overlay *ovl)
  999. {
  1000. struct ovl_priv_data *op = get_ovl_priv(ovl);
  1001. unsigned long flags;
  1002. int r;
  1003. mutex_lock(&apply_lock);
  1004. if (!ovl->manager) {
  1005. DSSERR("failed to detach overlay: manager not set\n");
  1006. r = -EINVAL;
  1007. goto err;
  1008. }
  1009. spin_lock_irqsave(&data_lock, flags);
  1010. if (op->enabled) {
  1011. spin_unlock_irqrestore(&data_lock, flags);
  1012. DSSERR("overlay has to be disabled to unset the manager\n");
  1013. r = -EINVAL;
  1014. goto err;
  1015. }
  1016. op->channel = -1;
  1017. ovl->manager = NULL;
  1018. list_del(&ovl->list);
  1019. spin_unlock_irqrestore(&data_lock, flags);
  1020. mutex_unlock(&apply_lock);
  1021. return 0;
  1022. err:
  1023. mutex_unlock(&apply_lock);
  1024. return r;
  1025. }
  1026. bool dss_ovl_is_enabled(struct omap_overlay *ovl)
  1027. {
  1028. struct ovl_priv_data *op = get_ovl_priv(ovl);
  1029. unsigned long flags;
  1030. bool e;
  1031. spin_lock_irqsave(&data_lock, flags);
  1032. e = op->enabled;
  1033. spin_unlock_irqrestore(&data_lock, flags);
  1034. return e;
  1035. }
  1036. int dss_ovl_enable(struct omap_overlay *ovl)
  1037. {
  1038. struct ovl_priv_data *op = get_ovl_priv(ovl);
  1039. unsigned long flags;
  1040. bool fifo_merge;
  1041. int r;
  1042. mutex_lock(&apply_lock);
  1043. if (op->enabled) {
  1044. r = 0;
  1045. goto err1;
  1046. }
  1047. if (ovl->manager == NULL || ovl->manager->device == NULL) {
  1048. r = -EINVAL;
  1049. goto err1;
  1050. }
  1051. spin_lock_irqsave(&data_lock, flags);
  1052. op->enabling = true;
  1053. r = dss_check_settings(ovl->manager, ovl->manager->device);
  1054. if (r) {
  1055. DSSERR("failed to enable overlay %d: check_settings failed\n",
  1056. ovl->id);
  1057. goto err2;
  1058. }
  1059. /* step 1: configure fifos/fifomerge for currently enabled ovls */
  1060. fifo_merge = get_use_fifo_merge();
  1061. dss_setup_fifos(fifo_merge);
  1062. dss_apply_fifo_merge(fifo_merge);
  1063. dss_write_regs();
  1064. dss_set_go_bits();
  1065. spin_unlock_irqrestore(&data_lock, flags);
  1066. /* wait for fifo configs to go in */
  1067. wait_pending_extra_info_updates();
  1068. /* step 2: enable the overlay */
  1069. spin_lock_irqsave(&data_lock, flags);
  1070. op->enabling = false;
  1071. dss_apply_ovl_enable(ovl, true);
  1072. dss_write_regs();
  1073. dss_set_go_bits();
  1074. spin_unlock_irqrestore(&data_lock, flags);
  1075. /* wait for overlay to be enabled */
  1076. wait_pending_extra_info_updates();
  1077. mutex_unlock(&apply_lock);
  1078. return 0;
  1079. err2:
  1080. op->enabling = false;
  1081. spin_unlock_irqrestore(&data_lock, flags);
  1082. err1:
  1083. mutex_unlock(&apply_lock);
  1084. return r;
  1085. }
  1086. int dss_ovl_disable(struct omap_overlay *ovl)
  1087. {
  1088. struct ovl_priv_data *op = get_ovl_priv(ovl);
  1089. unsigned long flags;
  1090. bool fifo_merge;
  1091. int r;
  1092. mutex_lock(&apply_lock);
  1093. if (!op->enabled) {
  1094. r = 0;
  1095. goto err;
  1096. }
  1097. if (ovl->manager == NULL || ovl->manager->device == NULL) {
  1098. r = -EINVAL;
  1099. goto err;
  1100. }
  1101. /* step 1: disable the overlay */
  1102. spin_lock_irqsave(&data_lock, flags);
  1103. dss_apply_ovl_enable(ovl, false);
  1104. dss_write_regs();
  1105. dss_set_go_bits();
  1106. spin_unlock_irqrestore(&data_lock, flags);
  1107. /* wait for the overlay to be disabled */
  1108. wait_pending_extra_info_updates();
  1109. /* step 2: configure fifos/fifomerge */
  1110. spin_lock_irqsave(&data_lock, flags);
  1111. fifo_merge = get_use_fifo_merge();
  1112. dss_setup_fifos(fifo_merge);
  1113. dss_apply_fifo_merge(fifo_merge);
  1114. dss_write_regs();
  1115. dss_set_go_bits();
  1116. spin_unlock_irqrestore(&data_lock, flags);
  1117. /* wait for fifo config to go in */
  1118. wait_pending_extra_info_updates();
  1119. mutex_unlock(&apply_lock);
  1120. return 0;
  1121. err:
  1122. mutex_unlock(&apply_lock);
  1123. return r;
  1124. }