pinctrl-pxa3xx.c 6.4 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244
  1. /*
  2. * linux/drivers/pinctrl/pinctrl-pxa3xx.c
  3. *
  4. * This program is free software; you can redistribute it and/or modify
  5. * it under the terms of the GNU General Public License version 2 as
  6. * publishhed by the Free Software Foundation.
  7. *
  8. * Copyright (C) 2011, Marvell Technology Group Ltd.
  9. *
  10. * Author: Haojian Zhuang <haojian.zhuang@marvell.com>
  11. *
  12. */
  13. #include <linux/module.h>
  14. #include <linux/device.h>
  15. #include <linux/io.h>
  16. #include <linux/platform_device.h>
  17. #include <linux/slab.h>
  18. #include "pinctrl-pxa3xx.h"
  19. static struct pinctrl_gpio_range pxa3xx_pinctrl_gpio_range = {
  20. .name = "PXA3xx GPIO",
  21. .id = 0,
  22. .base = 0,
  23. .pin_base = 0,
  24. };
  25. static int pxa3xx_list_groups(struct pinctrl_dev *pctrldev, unsigned selector)
  26. {
  27. struct pxa3xx_pinmux_info *info = pinctrl_dev_get_drvdata(pctrldev);
  28. if (selector >= info->num_grps)
  29. return -EINVAL;
  30. return 0;
  31. }
  32. static const char *pxa3xx_get_group_name(struct pinctrl_dev *pctrldev,
  33. unsigned selector)
  34. {
  35. struct pxa3xx_pinmux_info *info = pinctrl_dev_get_drvdata(pctrldev);
  36. if (selector >= info->num_grps)
  37. return NULL;
  38. return info->grps[selector].name;
  39. }
  40. static int pxa3xx_get_group_pins(struct pinctrl_dev *pctrldev,
  41. unsigned selector,
  42. const unsigned **pins,
  43. unsigned *num_pins)
  44. {
  45. struct pxa3xx_pinmux_info *info = pinctrl_dev_get_drvdata(pctrldev);
  46. if (selector >= info->num_grps)
  47. return -EINVAL;
  48. *pins = info->grps[selector].pins;
  49. *num_pins = info->grps[selector].npins;
  50. return 0;
  51. }
  52. static struct pinctrl_ops pxa3xx_pctrl_ops = {
  53. .list_groups = pxa3xx_list_groups,
  54. .get_group_name = pxa3xx_get_group_name,
  55. .get_group_pins = pxa3xx_get_group_pins,
  56. };
  57. static int pxa3xx_pmx_list_func(struct pinctrl_dev *pctrldev, unsigned func)
  58. {
  59. struct pxa3xx_pinmux_info *info = pinctrl_dev_get_drvdata(pctrldev);
  60. if (func >= info->num_funcs)
  61. return -EINVAL;
  62. return 0;
  63. }
  64. static const char *pxa3xx_pmx_get_func_name(struct pinctrl_dev *pctrldev,
  65. unsigned func)
  66. {
  67. struct pxa3xx_pinmux_info *info = pinctrl_dev_get_drvdata(pctrldev);
  68. return info->funcs[func].name;
  69. }
  70. static int pxa3xx_pmx_get_groups(struct pinctrl_dev *pctrldev, unsigned func,
  71. const char * const **groups,
  72. unsigned * const num_groups)
  73. {
  74. struct pxa3xx_pinmux_info *info = pinctrl_dev_get_drvdata(pctrldev);
  75. *groups = info->funcs[func].groups;
  76. *num_groups = info->funcs[func].num_groups;
  77. return 0;
  78. }
  79. /* Return function number. If failure, return negative value. */
  80. static int match_mux(struct pxa3xx_mfp_pin *mfp, unsigned mux)
  81. {
  82. int i;
  83. for (i = 0; i < PXA3xx_MAX_MUX; i++) {
  84. if (mfp->func[i] == mux)
  85. break;
  86. }
  87. if (i >= PXA3xx_MAX_MUX)
  88. return -EINVAL;
  89. return i;
  90. }
  91. /* check whether current pin configuration is valid. Negative for failure */
  92. static int match_group_mux(struct pxa3xx_pin_group *grp,
  93. struct pxa3xx_pinmux_info *info,
  94. unsigned mux)
  95. {
  96. int i, pin, ret = 0;
  97. for (i = 0; i < grp->npins; i++) {
  98. pin = grp->pins[i];
  99. ret = match_mux(&info->mfp[pin], mux);
  100. if (ret < 0) {
  101. dev_err(info->dev, "Can't find mux %d on pin%d\n",
  102. mux, pin);
  103. break;
  104. }
  105. }
  106. return ret;
  107. }
  108. static int pxa3xx_pmx_enable(struct pinctrl_dev *pctrldev, unsigned func,
  109. unsigned group)
  110. {
  111. struct pxa3xx_pinmux_info *info = pinctrl_dev_get_drvdata(pctrldev);
  112. struct pxa3xx_pin_group *pin_grp = &info->grps[group];
  113. unsigned int data;
  114. int i, mfpr, pin, pin_func;
  115. if (!pin_grp->npins ||
  116. (match_group_mux(pin_grp, info, pin_grp->mux) < 0)) {
  117. dev_err(info->dev, "Failed to set the pin group: %d\n", group);
  118. return -EINVAL;
  119. }
  120. for (i = 0; i < pin_grp->npins; i++) {
  121. pin = pin_grp->pins[i];
  122. pin_func = match_mux(&info->mfp[pin], pin_grp->mux);
  123. mfpr = info->mfp[pin].mfpr;
  124. data = readl_relaxed(info->virt_base + mfpr);
  125. data &= ~MFPR_FUNC_MASK;
  126. data |= pin_func;
  127. writel_relaxed(data, info->virt_base + mfpr);
  128. }
  129. return 0;
  130. }
  131. static void pxa3xx_pmx_disable(struct pinctrl_dev *pctrldev, unsigned func,
  132. unsigned group)
  133. {
  134. }
  135. static int pxa3xx_pmx_request_gpio(struct pinctrl_dev *pctrldev,
  136. struct pinctrl_gpio_range *range,
  137. unsigned pin)
  138. {
  139. struct pxa3xx_pinmux_info *info = pinctrl_dev_get_drvdata(pctrldev);
  140. unsigned int data;
  141. int pin_func, mfpr;
  142. pin_func = match_mux(&info->mfp[pin], PXA3xx_MUX_GPIO);
  143. if (pin_func < 0) {
  144. dev_err(info->dev, "No GPIO function on pin%d (%s)\n",
  145. pin, info->pads[pin].name);
  146. return -EINVAL;
  147. }
  148. mfpr = info->mfp[pin].mfpr;
  149. /* write gpio function into mfpr register */
  150. data = readl_relaxed(info->virt_base + mfpr) & ~MFPR_FUNC_MASK;
  151. data |= pin_func;
  152. writel_relaxed(data, info->virt_base + mfpr);
  153. return 0;
  154. }
  155. static struct pinmux_ops pxa3xx_pmx_ops = {
  156. .list_functions = pxa3xx_pmx_list_func,
  157. .get_function_name = pxa3xx_pmx_get_func_name,
  158. .get_function_groups = pxa3xx_pmx_get_groups,
  159. .enable = pxa3xx_pmx_enable,
  160. .disable = pxa3xx_pmx_disable,
  161. .gpio_request_enable = pxa3xx_pmx_request_gpio,
  162. };
  163. int pxa3xx_pinctrl_register(struct platform_device *pdev,
  164. struct pxa3xx_pinmux_info *info)
  165. {
  166. struct pinctrl_desc *desc;
  167. struct resource *res;
  168. int ret = 0;
  169. if (!info || !info->cputype)
  170. return -EINVAL;
  171. desc = info->desc;
  172. desc->pins = info->pads;
  173. desc->npins = info->num_pads;
  174. desc->pctlops = &pxa3xx_pctrl_ops;
  175. desc->pmxops = &pxa3xx_pmx_ops;
  176. info->dev = &pdev->dev;
  177. pxa3xx_pinctrl_gpio_range.npins = info->num_gpio;
  178. res = platform_get_resource(pdev, IORESOURCE_MEM, 0);
  179. if (!res)
  180. return -ENOENT;
  181. info->phy_base = res->start;
  182. info->phy_size = resource_size(res);
  183. info->virt_base = ioremap(info->phy_base, info->phy_size);
  184. if (!info->virt_base)
  185. return -ENOMEM;
  186. info->pctrl = pinctrl_register(desc, &pdev->dev, info);
  187. if (!info->pctrl) {
  188. dev_err(&pdev->dev, "failed to register PXA pinmux driver\n");
  189. ret = -EINVAL;
  190. goto err;
  191. }
  192. pinctrl_add_gpio_range(info->pctrl, &pxa3xx_pinctrl_gpio_range);
  193. platform_set_drvdata(pdev, info);
  194. return 0;
  195. err:
  196. iounmap(info->virt_base);
  197. return ret;
  198. }
  199. int pxa3xx_pinctrl_unregister(struct platform_device *pdev)
  200. {
  201. struct pxa3xx_pinmux_info *info = platform_get_drvdata(pdev);
  202. pinctrl_unregister(info->pctrl);
  203. iounmap(info->virt_base);
  204. platform_set_drvdata(pdev, NULL);
  205. return 0;
  206. }
  207. static int __init pxa3xx_pinctrl_init(void)
  208. {
  209. pr_info("pxa3xx-pinctrl: PXA3xx pinctrl driver initializing\n");
  210. return 0;
  211. }
  212. core_initcall_sync(pxa3xx_pinctrl_init);
  213. static void __exit pxa3xx_pinctrl_exit(void)
  214. {
  215. }
  216. module_exit(pxa3xx_pinctrl_exit);
  217. MODULE_AUTHOR("Haojian Zhuang <haojian.zhuang@marvell.com>");
  218. MODULE_DESCRIPTION("PXA3xx pin control driver");
  219. MODULE_LICENSE("GPL v2");