portdrv_core.c 15 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313314315316317318319320321322323324325326327328329330331332333334335336337338339340341342343344345346347348349350351352353354355356357358359360361362363364365366367368369370371372373374375376377378379380381382383384385386387388389390391392393394395396397398399400401402403404405406407408409410411412413414415416417418419420421422423424425426427428429430431432433434435436437438439440441442443444445446447448449450451452453454455456457458459460461462463464465466467468469470471472473474475476477478479480481482483484485486487488489490491492493494495496497498499500501502503504505506507508509510511512513514515516517518519520521522523524525526527528529530531532533534535536537538539540541542543544545546547548549550551552553554555556557558559560561562563564565566567568569570571572
  1. /*
  2. * File: portdrv_core.c
  3. * Purpose: PCI Express Port Bus Driver's Core Functions
  4. *
  5. * Copyright (C) 2004 Intel
  6. * Copyright (C) Tom Long Nguyen (tom.l.nguyen@intel.com)
  7. */
  8. #include <linux/module.h>
  9. #include <linux/pci.h>
  10. #include <linux/kernel.h>
  11. #include <linux/errno.h>
  12. #include <linux/pm.h>
  13. #include <linux/string.h>
  14. #include <linux/slab.h>
  15. #include <linux/pcieport_if.h>
  16. #include <linux/aer.h>
  17. #include "../pci.h"
  18. #include "portdrv.h"
  19. bool pciehp_msi_disabled;
  20. static int __init pciehp_setup(char *str)
  21. {
  22. if (!strncmp(str, "nomsi", 5))
  23. pciehp_msi_disabled = true;
  24. return 1;
  25. }
  26. __setup("pcie_hp=", pciehp_setup);
  27. /**
  28. * release_pcie_device - free PCI Express port service device structure
  29. * @dev: Port service device to release
  30. *
  31. * Invoked automatically when device is being removed in response to
  32. * device_unregister(dev). Release all resources being claimed.
  33. */
  34. static void release_pcie_device(struct device *dev)
  35. {
  36. kfree(to_pcie_device(dev));
  37. }
  38. /**
  39. * pcie_port_msix_add_entry - add entry to given array of MSI-X entries
  40. * @entries: Array of MSI-X entries
  41. * @new_entry: Index of the entry to add to the array
  42. * @nr_entries: Number of entries aleady in the array
  43. *
  44. * Return value: Position of the added entry in the array
  45. */
  46. static int pcie_port_msix_add_entry(
  47. struct msix_entry *entries, int new_entry, int nr_entries)
  48. {
  49. int j;
  50. for (j = 0; j < nr_entries; j++)
  51. if (entries[j].entry == new_entry)
  52. return j;
  53. entries[j].entry = new_entry;
  54. return j;
  55. }
  56. /**
  57. * pcie_port_enable_msix - try to set up MSI-X as interrupt mode for given port
  58. * @dev: PCI Express port to handle
  59. * @vectors: Array of interrupt vectors to populate
  60. * @mask: Bitmask of port capabilities returned by get_port_device_capability()
  61. *
  62. * Return value: 0 on success, error code on failure
  63. */
  64. static int pcie_port_enable_msix(struct pci_dev *dev, int *vectors, int mask)
  65. {
  66. struct msix_entry *msix_entries;
  67. int idx[PCIE_PORT_DEVICE_MAXSERVICES];
  68. int nr_entries, status, pos, i, nvec;
  69. u16 reg16;
  70. u32 reg32;
  71. nr_entries = pci_msix_table_size(dev);
  72. if (!nr_entries)
  73. return -EINVAL;
  74. if (nr_entries > PCIE_PORT_MAX_MSIX_ENTRIES)
  75. nr_entries = PCIE_PORT_MAX_MSIX_ENTRIES;
  76. msix_entries = kzalloc(sizeof(*msix_entries) * nr_entries, GFP_KERNEL);
  77. if (!msix_entries)
  78. return -ENOMEM;
  79. /*
  80. * Allocate as many entries as the port wants, so that we can check
  81. * which of them will be useful. Moreover, if nr_entries is correctly
  82. * equal to the number of entries this port actually uses, we'll happily
  83. * go through without any tricks.
  84. */
  85. for (i = 0; i < nr_entries; i++)
  86. msix_entries[i].entry = i;
  87. status = pci_enable_msix(dev, msix_entries, nr_entries);
  88. if (status)
  89. goto Exit;
  90. for (i = 0; i < PCIE_PORT_DEVICE_MAXSERVICES; i++)
  91. idx[i] = -1;
  92. status = -EIO;
  93. nvec = 0;
  94. if (mask & (PCIE_PORT_SERVICE_PME | PCIE_PORT_SERVICE_HP)) {
  95. int entry;
  96. /*
  97. * The code below follows the PCI Express Base Specification 2.0
  98. * stating in Section 6.1.6 that "PME and Hot-Plug Event
  99. * interrupts (when both are implemented) always share the same
  100. * MSI or MSI-X vector, as indicated by the Interrupt Message
  101. * Number field in the PCI Express Capabilities register", where
  102. * according to Section 7.8.2 of the specification "For MSI-X,
  103. * the value in this field indicates which MSI-X Table entry is
  104. * used to generate the interrupt message."
  105. */
  106. pos = pci_pcie_cap(dev);
  107. pci_read_config_word(dev, pos + PCI_EXP_FLAGS, &reg16);
  108. entry = (reg16 & PCI_EXP_FLAGS_IRQ) >> 9;
  109. if (entry >= nr_entries)
  110. goto Error;
  111. i = pcie_port_msix_add_entry(msix_entries, entry, nvec);
  112. if (i == nvec)
  113. nvec++;
  114. idx[PCIE_PORT_SERVICE_PME_SHIFT] = i;
  115. idx[PCIE_PORT_SERVICE_HP_SHIFT] = i;
  116. }
  117. if (mask & PCIE_PORT_SERVICE_AER) {
  118. int entry;
  119. /*
  120. * The code below follows Section 7.10.10 of the PCI Express
  121. * Base Specification 2.0 stating that bits 31-27 of the Root
  122. * Error Status Register contain a value indicating which of the
  123. * MSI/MSI-X vectors assigned to the port is going to be used
  124. * for AER, where "For MSI-X, the value in this register
  125. * indicates which MSI-X Table entry is used to generate the
  126. * interrupt message."
  127. */
  128. pos = pci_find_ext_capability(dev, PCI_EXT_CAP_ID_ERR);
  129. pci_read_config_dword(dev, pos + PCI_ERR_ROOT_STATUS, &reg32);
  130. entry = reg32 >> 27;
  131. if (entry >= nr_entries)
  132. goto Error;
  133. i = pcie_port_msix_add_entry(msix_entries, entry, nvec);
  134. if (i == nvec)
  135. nvec++;
  136. idx[PCIE_PORT_SERVICE_AER_SHIFT] = i;
  137. }
  138. /*
  139. * If nvec is equal to the allocated number of entries, we can just use
  140. * what we have. Otherwise, the port has some extra entries not for the
  141. * services we know and we need to work around that.
  142. */
  143. if (nvec == nr_entries) {
  144. status = 0;
  145. } else {
  146. /* Drop the temporary MSI-X setup */
  147. pci_disable_msix(dev);
  148. /* Now allocate the MSI-X vectors for real */
  149. status = pci_enable_msix(dev, msix_entries, nvec);
  150. if (status)
  151. goto Exit;
  152. }
  153. for (i = 0; i < PCIE_PORT_DEVICE_MAXSERVICES; i++)
  154. vectors[i] = idx[i] >= 0 ? msix_entries[idx[i]].vector : -1;
  155. Exit:
  156. kfree(msix_entries);
  157. return status;
  158. Error:
  159. pci_disable_msix(dev);
  160. goto Exit;
  161. }
  162. /**
  163. * init_service_irqs - initialize irqs for PCI Express port services
  164. * @dev: PCI Express port to handle
  165. * @irqs: Array of irqs to populate
  166. * @mask: Bitmask of port capabilities returned by get_port_device_capability()
  167. *
  168. * Return value: Interrupt mode associated with the port
  169. */
  170. static int init_service_irqs(struct pci_dev *dev, int *irqs, int mask)
  171. {
  172. int i, irq = -1;
  173. /* We have to use INTx if MSI cannot be used for PCIe PME or pciehp. */
  174. if (((mask & PCIE_PORT_SERVICE_PME) && pcie_pme_no_msi()) ||
  175. ((mask & PCIE_PORT_SERVICE_HP) && pciehp_no_msi())) {
  176. if (dev->pin)
  177. irq = dev->irq;
  178. goto no_msi;
  179. }
  180. /* Try to use MSI-X if supported */
  181. if (!pcie_port_enable_msix(dev, irqs, mask))
  182. return 0;
  183. /* We're not going to use MSI-X, so try MSI and fall back to INTx */
  184. if (!pci_enable_msi(dev) || dev->pin)
  185. irq = dev->irq;
  186. no_msi:
  187. for (i = 0; i < PCIE_PORT_DEVICE_MAXSERVICES; i++)
  188. irqs[i] = irq;
  189. irqs[PCIE_PORT_SERVICE_VC_SHIFT] = -1;
  190. if (irq < 0)
  191. return -ENODEV;
  192. return 0;
  193. }
  194. static void cleanup_service_irqs(struct pci_dev *dev)
  195. {
  196. if (dev->msix_enabled)
  197. pci_disable_msix(dev);
  198. else if (dev->msi_enabled)
  199. pci_disable_msi(dev);
  200. }
  201. /**
  202. * get_port_device_capability - discover capabilities of a PCI Express port
  203. * @dev: PCI Express port to examine
  204. *
  205. * The capabilities are read from the port's PCI Express configuration registers
  206. * as described in PCI Express Base Specification 1.0a sections 7.8.2, 7.8.9 and
  207. * 7.9 - 7.11.
  208. *
  209. * Return value: Bitmask of discovered port capabilities
  210. */
  211. static int get_port_device_capability(struct pci_dev *dev)
  212. {
  213. int services = 0, pos;
  214. u16 reg16;
  215. u32 reg32;
  216. int cap_mask;
  217. int err;
  218. if (pcie_ports_disabled)
  219. return 0;
  220. err = pcie_port_platform_notify(dev, &cap_mask);
  221. if (!pcie_ports_auto) {
  222. cap_mask = PCIE_PORT_SERVICE_PME | PCIE_PORT_SERVICE_HP
  223. | PCIE_PORT_SERVICE_VC;
  224. if (pci_aer_available())
  225. cap_mask |= PCIE_PORT_SERVICE_AER;
  226. } else if (err) {
  227. return 0;
  228. }
  229. pos = pci_pcie_cap(dev);
  230. pci_read_config_word(dev, pos + PCI_EXP_FLAGS, &reg16);
  231. /* Hot-Plug Capable */
  232. if ((cap_mask & PCIE_PORT_SERVICE_HP) && (reg16 & PCI_EXP_FLAGS_SLOT)) {
  233. pci_read_config_dword(dev, pos + PCI_EXP_SLTCAP, &reg32);
  234. if (reg32 & PCI_EXP_SLTCAP_HPC) {
  235. services |= PCIE_PORT_SERVICE_HP;
  236. /*
  237. * Disable hot-plug interrupts in case they have been
  238. * enabled by the BIOS and the hot-plug service driver
  239. * is not loaded.
  240. */
  241. pos += PCI_EXP_SLTCTL;
  242. pci_read_config_word(dev, pos, &reg16);
  243. reg16 &= ~(PCI_EXP_SLTCTL_CCIE | PCI_EXP_SLTCTL_HPIE);
  244. pci_write_config_word(dev, pos, reg16);
  245. }
  246. }
  247. /* AER capable */
  248. if ((cap_mask & PCIE_PORT_SERVICE_AER)
  249. && pci_find_ext_capability(dev, PCI_EXT_CAP_ID_ERR)) {
  250. services |= PCIE_PORT_SERVICE_AER;
  251. /*
  252. * Disable AER on this port in case it's been enabled by the
  253. * BIOS (the AER service driver will enable it when necessary).
  254. */
  255. pci_disable_pcie_error_reporting(dev);
  256. }
  257. /* VC support */
  258. if (pci_find_ext_capability(dev, PCI_EXT_CAP_ID_VC))
  259. services |= PCIE_PORT_SERVICE_VC;
  260. /* Root ports are capable of generating PME too */
  261. if ((cap_mask & PCIE_PORT_SERVICE_PME)
  262. && dev->pcie_type == PCI_EXP_TYPE_ROOT_PORT) {
  263. services |= PCIE_PORT_SERVICE_PME;
  264. /*
  265. * Disable PME interrupt on this port in case it's been enabled
  266. * by the BIOS (the PME service driver will enable it when
  267. * necessary).
  268. */
  269. pcie_pme_interrupt_enable(dev, false);
  270. }
  271. return services;
  272. }
  273. /**
  274. * pcie_device_init - allocate and initialize PCI Express port service device
  275. * @pdev: PCI Express port to associate the service device with
  276. * @service: Type of service to associate with the service device
  277. * @irq: Interrupt vector to associate with the service device
  278. */
  279. static int pcie_device_init(struct pci_dev *pdev, int service, int irq)
  280. {
  281. int retval;
  282. struct pcie_device *pcie;
  283. struct device *device;
  284. pcie = kzalloc(sizeof(*pcie), GFP_KERNEL);
  285. if (!pcie)
  286. return -ENOMEM;
  287. pcie->port = pdev;
  288. pcie->irq = irq;
  289. pcie->service = service;
  290. /* Initialize generic device interface */
  291. device = &pcie->device;
  292. device->bus = &pcie_port_bus_type;
  293. device->release = release_pcie_device; /* callback to free pcie dev */
  294. dev_set_name(device, "%s:pcie%02x",
  295. pci_name(pdev),
  296. get_descriptor_id(pdev->pcie_type, service));
  297. device->parent = &pdev->dev;
  298. device_enable_async_suspend(device);
  299. retval = device_register(device);
  300. if (retval)
  301. kfree(pcie);
  302. else
  303. get_device(device);
  304. return retval;
  305. }
  306. /**
  307. * pcie_port_device_register - register PCI Express port
  308. * @dev: PCI Express port to register
  309. *
  310. * Allocate the port extension structure and register services associated with
  311. * the port.
  312. */
  313. int pcie_port_device_register(struct pci_dev *dev)
  314. {
  315. int status, capabilities, i, nr_service;
  316. int irqs[PCIE_PORT_DEVICE_MAXSERVICES];
  317. /* Enable PCI Express port device */
  318. status = pci_enable_device(dev);
  319. if (status)
  320. return status;
  321. /* Get and check PCI Express port services */
  322. capabilities = get_port_device_capability(dev);
  323. if (!capabilities)
  324. return 0;
  325. pci_set_master(dev);
  326. /*
  327. * Initialize service irqs. Don't use service devices that
  328. * require interrupts if there is no way to generate them.
  329. */
  330. status = init_service_irqs(dev, irqs, capabilities);
  331. if (status) {
  332. capabilities &= PCIE_PORT_SERVICE_VC;
  333. if (!capabilities)
  334. goto error_disable;
  335. }
  336. /* Allocate child services if any */
  337. status = -ENODEV;
  338. nr_service = 0;
  339. for (i = 0; i < PCIE_PORT_DEVICE_MAXSERVICES; i++) {
  340. int service = 1 << i;
  341. if (!(capabilities & service))
  342. continue;
  343. if (!pcie_device_init(dev, service, irqs[i]))
  344. nr_service++;
  345. }
  346. if (!nr_service)
  347. goto error_cleanup_irqs;
  348. return 0;
  349. error_cleanup_irqs:
  350. cleanup_service_irqs(dev);
  351. error_disable:
  352. pci_disable_device(dev);
  353. return status;
  354. }
  355. #ifdef CONFIG_PM
  356. static int suspend_iter(struct device *dev, void *data)
  357. {
  358. struct pcie_port_service_driver *service_driver;
  359. if ((dev->bus == &pcie_port_bus_type) && dev->driver) {
  360. service_driver = to_service_driver(dev->driver);
  361. if (service_driver->suspend)
  362. service_driver->suspend(to_pcie_device(dev));
  363. }
  364. return 0;
  365. }
  366. /**
  367. * pcie_port_device_suspend - suspend port services associated with a PCIe port
  368. * @dev: PCI Express port to handle
  369. */
  370. int pcie_port_device_suspend(struct device *dev)
  371. {
  372. return device_for_each_child(dev, NULL, suspend_iter);
  373. }
  374. static int resume_iter(struct device *dev, void *data)
  375. {
  376. struct pcie_port_service_driver *service_driver;
  377. if ((dev->bus == &pcie_port_bus_type) &&
  378. (dev->driver)) {
  379. service_driver = to_service_driver(dev->driver);
  380. if (service_driver->resume)
  381. service_driver->resume(to_pcie_device(dev));
  382. }
  383. return 0;
  384. }
  385. /**
  386. * pcie_port_device_suspend - resume port services associated with a PCIe port
  387. * @dev: PCI Express port to handle
  388. */
  389. int pcie_port_device_resume(struct device *dev)
  390. {
  391. return device_for_each_child(dev, NULL, resume_iter);
  392. }
  393. #endif /* PM */
  394. static int remove_iter(struct device *dev, void *data)
  395. {
  396. if (dev->bus == &pcie_port_bus_type) {
  397. put_device(dev);
  398. device_unregister(dev);
  399. }
  400. return 0;
  401. }
  402. /**
  403. * pcie_port_device_remove - unregister PCI Express port service devices
  404. * @dev: PCI Express port the service devices to unregister are associated with
  405. *
  406. * Remove PCI Express port service devices associated with given port and
  407. * disable MSI-X or MSI for the port.
  408. */
  409. void pcie_port_device_remove(struct pci_dev *dev)
  410. {
  411. device_for_each_child(&dev->dev, NULL, remove_iter);
  412. cleanup_service_irqs(dev);
  413. pci_disable_device(dev);
  414. }
  415. /**
  416. * pcie_port_probe_service - probe driver for given PCI Express port service
  417. * @dev: PCI Express port service device to probe against
  418. *
  419. * If PCI Express port service driver is registered with
  420. * pcie_port_service_register(), this function will be called by the driver core
  421. * whenever match is found between the driver and a port service device.
  422. */
  423. static int pcie_port_probe_service(struct device *dev)
  424. {
  425. struct pcie_device *pciedev;
  426. struct pcie_port_service_driver *driver;
  427. int status;
  428. if (!dev || !dev->driver)
  429. return -ENODEV;
  430. driver = to_service_driver(dev->driver);
  431. if (!driver || !driver->probe)
  432. return -ENODEV;
  433. pciedev = to_pcie_device(dev);
  434. status = driver->probe(pciedev);
  435. if (!status) {
  436. dev_printk(KERN_DEBUG, dev, "service driver %s loaded\n",
  437. driver->name);
  438. get_device(dev);
  439. }
  440. return status;
  441. }
  442. /**
  443. * pcie_port_remove_service - detach driver from given PCI Express port service
  444. * @dev: PCI Express port service device to handle
  445. *
  446. * If PCI Express port service driver is registered with
  447. * pcie_port_service_register(), this function will be called by the driver core
  448. * when device_unregister() is called for the port service device associated
  449. * with the driver.
  450. */
  451. static int pcie_port_remove_service(struct device *dev)
  452. {
  453. struct pcie_device *pciedev;
  454. struct pcie_port_service_driver *driver;
  455. if (!dev || !dev->driver)
  456. return 0;
  457. pciedev = to_pcie_device(dev);
  458. driver = to_service_driver(dev->driver);
  459. if (driver && driver->remove) {
  460. dev_printk(KERN_DEBUG, dev, "unloading service driver %s\n",
  461. driver->name);
  462. driver->remove(pciedev);
  463. put_device(dev);
  464. }
  465. return 0;
  466. }
  467. /**
  468. * pcie_port_shutdown_service - shut down given PCI Express port service
  469. * @dev: PCI Express port service device to handle
  470. *
  471. * If PCI Express port service driver is registered with
  472. * pcie_port_service_register(), this function will be called by the driver core
  473. * when device_shutdown() is called for the port service device associated
  474. * with the driver.
  475. */
  476. static void pcie_port_shutdown_service(struct device *dev) {}
  477. /**
  478. * pcie_port_service_register - register PCI Express port service driver
  479. * @new: PCI Express port service driver to register
  480. */
  481. int pcie_port_service_register(struct pcie_port_service_driver *new)
  482. {
  483. if (pcie_ports_disabled)
  484. return -ENODEV;
  485. new->driver.name = (char *)new->name;
  486. new->driver.bus = &pcie_port_bus_type;
  487. new->driver.probe = pcie_port_probe_service;
  488. new->driver.remove = pcie_port_remove_service;
  489. new->driver.shutdown = pcie_port_shutdown_service;
  490. return driver_register(&new->driver);
  491. }
  492. EXPORT_SYMBOL(pcie_port_service_register);
  493. /**
  494. * pcie_port_service_unregister - unregister PCI Express port service driver
  495. * @drv: PCI Express port service driver to unregister
  496. */
  497. void pcie_port_service_unregister(struct pcie_port_service_driver *drv)
  498. {
  499. driver_unregister(&drv->driver);
  500. }
  501. EXPORT_SYMBOL(pcie_port_service_unregister);