xen.c 14 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313314315316317318319320321322323324325326327328329330331332333334335336337338339340341342343344345346347348349350351352353354355356357358359360361362363364365366367368369370371372373374375376377378379380381382383384385386387388389390391392393394395396397398399400401402403404405406407408409410411412413414415416417418419420421422423424425426427428429430431432433434435436437438439440441442443444445446447448449450451452453454455456457458459460461462463464465466467468469470471472473474475476477478479480481482483484485486487488489490491492493494495496497498499500501502503504505506507508509510511512513514515516517518519520521522523524525526527528529530531532533534535536537538539540541542543544545546547548549550551552553554555556557558559560561562563564565566567568569
  1. /*
  2. * Xen PCI - handle PCI (INTx) and MSI infrastructure calls for PV, HVM and
  3. * initial domain support. We also handle the DSDT _PRT callbacks for GSI's
  4. * used in HVM and initial domain mode (PV does not parse ACPI, so it has no
  5. * concept of GSIs). Under PV we hook under the pnbbios API for IRQs and
  6. * 0xcf8 PCI configuration read/write.
  7. *
  8. * Author: Ryan Wilson <hap9@epoch.ncsc.mil>
  9. * Konrad Rzeszutek Wilk <konrad.wilk@oracle.com>
  10. * Stefano Stabellini <stefano.stabellini@eu.citrix.com>
  11. */
  12. #include <linux/module.h>
  13. #include <linux/init.h>
  14. #include <linux/pci.h>
  15. #include <linux/acpi.h>
  16. #include <linux/io.h>
  17. #include <asm/io_apic.h>
  18. #include <asm/pci_x86.h>
  19. #include <asm/xen/hypervisor.h>
  20. #include <xen/features.h>
  21. #include <xen/events.h>
  22. #include <asm/xen/pci.h>
  23. static int xen_pcifront_enable_irq(struct pci_dev *dev)
  24. {
  25. int rc;
  26. int share = 1;
  27. int pirq;
  28. u8 gsi;
  29. rc = pci_read_config_byte(dev, PCI_INTERRUPT_LINE, &gsi);
  30. if (rc < 0) {
  31. dev_warn(&dev->dev, "Xen PCI: failed to read interrupt line: %d\n",
  32. rc);
  33. return rc;
  34. }
  35. /* In PV DomU the Xen PCI backend puts the PIRQ in the interrupt line.*/
  36. pirq = gsi;
  37. if (gsi < NR_IRQS_LEGACY)
  38. share = 0;
  39. rc = xen_bind_pirq_gsi_to_irq(gsi, pirq, share, "pcifront");
  40. if (rc < 0) {
  41. dev_warn(&dev->dev, "Xen PCI: failed to bind GSI%d (PIRQ%d) to IRQ: %d\n",
  42. gsi, pirq, rc);
  43. return rc;
  44. }
  45. dev->irq = rc;
  46. dev_info(&dev->dev, "Xen PCI mapped GSI%d to IRQ%d\n", gsi, dev->irq);
  47. return 0;
  48. }
  49. #ifdef CONFIG_ACPI
  50. static int xen_register_pirq(u32 gsi, int gsi_override, int triggering,
  51. bool set_pirq)
  52. {
  53. int rc, pirq = -1, irq = -1;
  54. struct physdev_map_pirq map_irq;
  55. int shareable = 0;
  56. char *name;
  57. if (set_pirq)
  58. pirq = gsi;
  59. map_irq.domid = DOMID_SELF;
  60. map_irq.type = MAP_PIRQ_TYPE_GSI;
  61. map_irq.index = gsi;
  62. map_irq.pirq = pirq;
  63. rc = HYPERVISOR_physdev_op(PHYSDEVOP_map_pirq, &map_irq);
  64. if (rc) {
  65. printk(KERN_WARNING "xen map irq failed %d\n", rc);
  66. return -1;
  67. }
  68. if (triggering == ACPI_EDGE_SENSITIVE) {
  69. shareable = 0;
  70. name = "ioapic-edge";
  71. } else {
  72. shareable = 1;
  73. name = "ioapic-level";
  74. }
  75. if (gsi_override >= 0)
  76. gsi = gsi_override;
  77. irq = xen_bind_pirq_gsi_to_irq(gsi, map_irq.pirq, shareable, name);
  78. if (irq < 0)
  79. goto out;
  80. printk(KERN_DEBUG "xen: --> pirq=%d -> irq=%d (gsi=%d)\n", map_irq.pirq, irq, gsi);
  81. out:
  82. return irq;
  83. }
  84. static int acpi_register_gsi_xen_hvm(struct device *dev, u32 gsi,
  85. int trigger, int polarity)
  86. {
  87. if (!xen_hvm_domain())
  88. return -1;
  89. return xen_register_pirq(gsi, -1 /* no GSI override */, trigger,
  90. false /* no mapping of GSI to PIRQ */);
  91. }
  92. #ifdef CONFIG_XEN_DOM0
  93. static int xen_register_gsi(u32 gsi, int gsi_override, int triggering, int polarity)
  94. {
  95. int rc, irq;
  96. struct physdev_setup_gsi setup_gsi;
  97. if (!xen_pv_domain())
  98. return -1;
  99. printk(KERN_DEBUG "xen: registering gsi %u triggering %d polarity %d\n",
  100. gsi, triggering, polarity);
  101. irq = xen_register_pirq(gsi, gsi_override, triggering, true);
  102. setup_gsi.gsi = gsi;
  103. setup_gsi.triggering = (triggering == ACPI_EDGE_SENSITIVE ? 0 : 1);
  104. setup_gsi.polarity = (polarity == ACPI_ACTIVE_HIGH ? 0 : 1);
  105. rc = HYPERVISOR_physdev_op(PHYSDEVOP_setup_gsi, &setup_gsi);
  106. if (rc == -EEXIST)
  107. printk(KERN_INFO "Already setup the GSI :%d\n", gsi);
  108. else if (rc) {
  109. printk(KERN_ERR "Failed to setup GSI :%d, err_code:%d\n",
  110. gsi, rc);
  111. }
  112. return irq;
  113. }
  114. static int acpi_register_gsi_xen(struct device *dev, u32 gsi,
  115. int trigger, int polarity)
  116. {
  117. return xen_register_gsi(gsi, -1 /* no GSI override */, trigger, polarity);
  118. }
  119. #endif
  120. #endif
  121. #if defined(CONFIG_PCI_MSI)
  122. #include <linux/msi.h>
  123. #include <asm/msidef.h>
  124. struct xen_pci_frontend_ops *xen_pci_frontend;
  125. EXPORT_SYMBOL_GPL(xen_pci_frontend);
  126. static int xen_setup_msi_irqs(struct pci_dev *dev, int nvec, int type)
  127. {
  128. int irq, ret, i;
  129. struct msi_desc *msidesc;
  130. int *v;
  131. v = kzalloc(sizeof(int) * max(1, nvec), GFP_KERNEL);
  132. if (!v)
  133. return -ENOMEM;
  134. if (type == PCI_CAP_ID_MSIX)
  135. ret = xen_pci_frontend_enable_msix(dev, v, nvec);
  136. else
  137. ret = xen_pci_frontend_enable_msi(dev, v);
  138. if (ret)
  139. goto error;
  140. i = 0;
  141. list_for_each_entry(msidesc, &dev->msi_list, list) {
  142. irq = xen_bind_pirq_msi_to_irq(dev, msidesc, v[i], 0,
  143. (type == PCI_CAP_ID_MSIX) ?
  144. "pcifront-msi-x" :
  145. "pcifront-msi",
  146. DOMID_SELF);
  147. if (irq < 0) {
  148. ret = irq;
  149. goto free;
  150. }
  151. i++;
  152. }
  153. kfree(v);
  154. return 0;
  155. error:
  156. dev_err(&dev->dev, "Xen PCI frontend has not registered MSI/MSI-X support!\n");
  157. free:
  158. kfree(v);
  159. return ret;
  160. }
  161. #define XEN_PIRQ_MSI_DATA (MSI_DATA_TRIGGER_EDGE | \
  162. MSI_DATA_LEVEL_ASSERT | (3 << 8) | MSI_DATA_VECTOR(0))
  163. static void xen_msi_compose_msg(struct pci_dev *pdev, unsigned int pirq,
  164. struct msi_msg *msg)
  165. {
  166. /* We set vector == 0 to tell the hypervisor we don't care about it,
  167. * but we want a pirq setup instead.
  168. * We use the dest_id field to pass the pirq that we want. */
  169. msg->address_hi = MSI_ADDR_BASE_HI | MSI_ADDR_EXT_DEST_ID(pirq);
  170. msg->address_lo =
  171. MSI_ADDR_BASE_LO |
  172. MSI_ADDR_DEST_MODE_PHYSICAL |
  173. MSI_ADDR_REDIRECTION_CPU |
  174. MSI_ADDR_DEST_ID(pirq);
  175. msg->data = XEN_PIRQ_MSI_DATA;
  176. }
  177. static int xen_hvm_setup_msi_irqs(struct pci_dev *dev, int nvec, int type)
  178. {
  179. int irq, pirq;
  180. struct msi_desc *msidesc;
  181. struct msi_msg msg;
  182. list_for_each_entry(msidesc, &dev->msi_list, list) {
  183. __read_msi_msg(msidesc, &msg);
  184. pirq = MSI_ADDR_EXT_DEST_ID(msg.address_hi) |
  185. ((msg.address_lo >> MSI_ADDR_DEST_ID_SHIFT) & 0xff);
  186. if (msg.data != XEN_PIRQ_MSI_DATA ||
  187. xen_irq_from_pirq(pirq) < 0) {
  188. pirq = xen_allocate_pirq_msi(dev, msidesc);
  189. if (pirq < 0) {
  190. irq = -ENODEV;
  191. goto error;
  192. }
  193. xen_msi_compose_msg(dev, pirq, &msg);
  194. __write_msi_msg(msidesc, &msg);
  195. dev_dbg(&dev->dev, "xen: msi bound to pirq=%d\n", pirq);
  196. } else {
  197. dev_dbg(&dev->dev,
  198. "xen: msi already bound to pirq=%d\n", pirq);
  199. }
  200. irq = xen_bind_pirq_msi_to_irq(dev, msidesc, pirq, 0,
  201. (type == PCI_CAP_ID_MSIX) ?
  202. "msi-x" : "msi",
  203. DOMID_SELF);
  204. if (irq < 0)
  205. goto error;
  206. dev_dbg(&dev->dev,
  207. "xen: msi --> pirq=%d --> irq=%d\n", pirq, irq);
  208. }
  209. return 0;
  210. error:
  211. dev_err(&dev->dev,
  212. "Xen PCI frontend has not registered MSI/MSI-X support!\n");
  213. return irq;
  214. }
  215. #ifdef CONFIG_XEN_DOM0
  216. static bool __read_mostly pci_seg_supported = true;
  217. static int xen_initdom_setup_msi_irqs(struct pci_dev *dev, int nvec, int type)
  218. {
  219. int ret = 0;
  220. struct msi_desc *msidesc;
  221. list_for_each_entry(msidesc, &dev->msi_list, list) {
  222. struct physdev_map_pirq map_irq;
  223. domid_t domid;
  224. domid = ret = xen_find_device_domain_owner(dev);
  225. /* N.B. Casting int's -ENODEV to uint16_t results in 0xFFED,
  226. * hence check ret value for < 0. */
  227. if (ret < 0)
  228. domid = DOMID_SELF;
  229. memset(&map_irq, 0, sizeof(map_irq));
  230. map_irq.domid = domid;
  231. map_irq.type = MAP_PIRQ_TYPE_MSI_SEG;
  232. map_irq.index = -1;
  233. map_irq.pirq = -1;
  234. map_irq.bus = dev->bus->number |
  235. (pci_domain_nr(dev->bus) << 16);
  236. map_irq.devfn = dev->devfn;
  237. if (type == PCI_CAP_ID_MSIX) {
  238. int pos;
  239. u32 table_offset, bir;
  240. pos = pci_find_capability(dev, PCI_CAP_ID_MSIX);
  241. pci_read_config_dword(dev, pos + PCI_MSIX_TABLE,
  242. &table_offset);
  243. bir = (u8)(table_offset & PCI_MSIX_FLAGS_BIRMASK);
  244. map_irq.table_base = pci_resource_start(dev, bir);
  245. map_irq.entry_nr = msidesc->msi_attrib.entry_nr;
  246. }
  247. ret = -EINVAL;
  248. if (pci_seg_supported)
  249. ret = HYPERVISOR_physdev_op(PHYSDEVOP_map_pirq,
  250. &map_irq);
  251. if (ret == -EINVAL && !pci_domain_nr(dev->bus)) {
  252. map_irq.type = MAP_PIRQ_TYPE_MSI;
  253. map_irq.index = -1;
  254. map_irq.pirq = -1;
  255. map_irq.bus = dev->bus->number;
  256. ret = HYPERVISOR_physdev_op(PHYSDEVOP_map_pirq,
  257. &map_irq);
  258. if (ret != -EINVAL)
  259. pci_seg_supported = false;
  260. }
  261. if (ret) {
  262. dev_warn(&dev->dev, "xen map irq failed %d for %d domain\n",
  263. ret, domid);
  264. goto out;
  265. }
  266. ret = xen_bind_pirq_msi_to_irq(dev, msidesc,
  267. map_irq.pirq, map_irq.index,
  268. (type == PCI_CAP_ID_MSIX) ?
  269. "msi-x" : "msi",
  270. domid);
  271. if (ret < 0)
  272. goto out;
  273. }
  274. ret = 0;
  275. out:
  276. return ret;
  277. }
  278. static void xen_initdom_restore_msi_irqs(struct pci_dev *dev, int irq)
  279. {
  280. int ret = 0;
  281. if (pci_seg_supported) {
  282. struct physdev_pci_device restore_ext;
  283. restore_ext.seg = pci_domain_nr(dev->bus);
  284. restore_ext.bus = dev->bus->number;
  285. restore_ext.devfn = dev->devfn;
  286. ret = HYPERVISOR_physdev_op(PHYSDEVOP_restore_msi_ext,
  287. &restore_ext);
  288. if (ret == -ENOSYS)
  289. pci_seg_supported = false;
  290. WARN(ret && ret != -ENOSYS, "restore_msi_ext -> %d\n", ret);
  291. }
  292. if (!pci_seg_supported) {
  293. struct physdev_restore_msi restore;
  294. restore.bus = dev->bus->number;
  295. restore.devfn = dev->devfn;
  296. ret = HYPERVISOR_physdev_op(PHYSDEVOP_restore_msi, &restore);
  297. WARN(ret && ret != -ENOSYS, "restore_msi -> %d\n", ret);
  298. }
  299. }
  300. #endif
  301. static void xen_teardown_msi_irqs(struct pci_dev *dev)
  302. {
  303. struct msi_desc *msidesc;
  304. msidesc = list_entry(dev->msi_list.next, struct msi_desc, list);
  305. if (msidesc->msi_attrib.is_msix)
  306. xen_pci_frontend_disable_msix(dev);
  307. else
  308. xen_pci_frontend_disable_msi(dev);
  309. /* Free the IRQ's and the msidesc using the generic code. */
  310. default_teardown_msi_irqs(dev);
  311. }
  312. static void xen_teardown_msi_irq(unsigned int irq)
  313. {
  314. xen_destroy_irq(irq);
  315. }
  316. #endif
  317. int __init pci_xen_init(void)
  318. {
  319. if (!xen_pv_domain() || xen_initial_domain())
  320. return -ENODEV;
  321. printk(KERN_INFO "PCI: setting up Xen PCI frontend stub\n");
  322. pcibios_set_cache_line_size();
  323. pcibios_enable_irq = xen_pcifront_enable_irq;
  324. pcibios_disable_irq = NULL;
  325. #ifdef CONFIG_ACPI
  326. /* Keep ACPI out of the picture */
  327. acpi_noirq = 1;
  328. #endif
  329. #ifdef CONFIG_PCI_MSI
  330. x86_msi.setup_msi_irqs = xen_setup_msi_irqs;
  331. x86_msi.teardown_msi_irq = xen_teardown_msi_irq;
  332. x86_msi.teardown_msi_irqs = xen_teardown_msi_irqs;
  333. #endif
  334. return 0;
  335. }
  336. int __init pci_xen_hvm_init(void)
  337. {
  338. if (!xen_have_vector_callback || !xen_feature(XENFEAT_hvm_pirqs))
  339. return 0;
  340. #ifdef CONFIG_ACPI
  341. /*
  342. * We don't want to change the actual ACPI delivery model,
  343. * just how GSIs get registered.
  344. */
  345. __acpi_register_gsi = acpi_register_gsi_xen_hvm;
  346. #endif
  347. #ifdef CONFIG_PCI_MSI
  348. x86_msi.setup_msi_irqs = xen_hvm_setup_msi_irqs;
  349. x86_msi.teardown_msi_irq = xen_teardown_msi_irq;
  350. #endif
  351. return 0;
  352. }
  353. #ifdef CONFIG_XEN_DOM0
  354. static __init void xen_setup_acpi_sci(void)
  355. {
  356. int rc;
  357. int trigger, polarity;
  358. int gsi = acpi_sci_override_gsi;
  359. int irq = -1;
  360. int gsi_override = -1;
  361. if (!gsi)
  362. return;
  363. rc = acpi_get_override_irq(gsi, &trigger, &polarity);
  364. if (rc) {
  365. printk(KERN_WARNING "xen: acpi_get_override_irq failed for acpi"
  366. " sci, rc=%d\n", rc);
  367. return;
  368. }
  369. trigger = trigger ? ACPI_LEVEL_SENSITIVE : ACPI_EDGE_SENSITIVE;
  370. polarity = polarity ? ACPI_ACTIVE_LOW : ACPI_ACTIVE_HIGH;
  371. printk(KERN_INFO "xen: sci override: global_irq=%d trigger=%d "
  372. "polarity=%d\n", gsi, trigger, polarity);
  373. /* Before we bind the GSI to a Linux IRQ, check whether
  374. * we need to override it with bus_irq (IRQ) value. Usually for
  375. * IRQs below IRQ_LEGACY_IRQ this holds IRQ == GSI, as so:
  376. * ACPI: INT_SRC_OVR (bus 0 bus_irq 9 global_irq 9 low level)
  377. * but there are oddballs where the IRQ != GSI:
  378. * ACPI: INT_SRC_OVR (bus 0 bus_irq 9 global_irq 20 low level)
  379. * which ends up being: gsi_to_irq[9] == 20
  380. * (which is what acpi_gsi_to_irq ends up calling when starting the
  381. * the ACPI interpreter and keels over since IRQ 9 has not been
  382. * setup as we had setup IRQ 20 for it).
  383. */
  384. if (acpi_gsi_to_irq(gsi, &irq) == 0) {
  385. /* Use the provided value if it's valid. */
  386. if (irq >= 0)
  387. gsi_override = irq;
  388. }
  389. gsi = xen_register_gsi(gsi, gsi_override, trigger, polarity);
  390. printk(KERN_INFO "xen: acpi sci %d\n", gsi);
  391. return;
  392. }
  393. int __init pci_xen_initial_domain(void)
  394. {
  395. int irq;
  396. #ifdef CONFIG_PCI_MSI
  397. x86_msi.setup_msi_irqs = xen_initdom_setup_msi_irqs;
  398. x86_msi.teardown_msi_irq = xen_teardown_msi_irq;
  399. x86_msi.restore_msi_irqs = xen_initdom_restore_msi_irqs;
  400. #endif
  401. xen_setup_acpi_sci();
  402. __acpi_register_gsi = acpi_register_gsi_xen;
  403. /* Pre-allocate legacy irqs */
  404. for (irq = 0; irq < NR_IRQS_LEGACY; irq++) {
  405. int trigger, polarity;
  406. if (acpi_get_override_irq(irq, &trigger, &polarity) == -1)
  407. continue;
  408. xen_register_pirq(irq, -1 /* no GSI override */,
  409. trigger ? ACPI_LEVEL_SENSITIVE : ACPI_EDGE_SENSITIVE,
  410. true /* Map GSI to PIRQ */);
  411. }
  412. if (0 == nr_ioapics) {
  413. for (irq = 0; irq < NR_IRQS_LEGACY; irq++)
  414. xen_bind_pirq_gsi_to_irq(irq, irq, 0, "xt-pic");
  415. }
  416. return 0;
  417. }
  418. struct xen_device_domain_owner {
  419. domid_t domain;
  420. struct pci_dev *dev;
  421. struct list_head list;
  422. };
  423. static DEFINE_SPINLOCK(dev_domain_list_spinlock);
  424. static struct list_head dev_domain_list = LIST_HEAD_INIT(dev_domain_list);
  425. static struct xen_device_domain_owner *find_device(struct pci_dev *dev)
  426. {
  427. struct xen_device_domain_owner *owner;
  428. list_for_each_entry(owner, &dev_domain_list, list) {
  429. if (owner->dev == dev)
  430. return owner;
  431. }
  432. return NULL;
  433. }
  434. int xen_find_device_domain_owner(struct pci_dev *dev)
  435. {
  436. struct xen_device_domain_owner *owner;
  437. int domain = -ENODEV;
  438. spin_lock(&dev_domain_list_spinlock);
  439. owner = find_device(dev);
  440. if (owner)
  441. domain = owner->domain;
  442. spin_unlock(&dev_domain_list_spinlock);
  443. return domain;
  444. }
  445. EXPORT_SYMBOL_GPL(xen_find_device_domain_owner);
  446. int xen_register_device_domain_owner(struct pci_dev *dev, uint16_t domain)
  447. {
  448. struct xen_device_domain_owner *owner;
  449. owner = kzalloc(sizeof(struct xen_device_domain_owner), GFP_KERNEL);
  450. if (!owner)
  451. return -ENODEV;
  452. spin_lock(&dev_domain_list_spinlock);
  453. if (find_device(dev)) {
  454. spin_unlock(&dev_domain_list_spinlock);
  455. kfree(owner);
  456. return -EEXIST;
  457. }
  458. owner->domain = domain;
  459. owner->dev = dev;
  460. list_add_tail(&owner->list, &dev_domain_list);
  461. spin_unlock(&dev_domain_list_spinlock);
  462. return 0;
  463. }
  464. EXPORT_SYMBOL_GPL(xen_register_device_domain_owner);
  465. int xen_unregister_device_domain_owner(struct pci_dev *dev)
  466. {
  467. struct xen_device_domain_owner *owner;
  468. spin_lock(&dev_domain_list_spinlock);
  469. owner = find_device(dev);
  470. if (!owner) {
  471. spin_unlock(&dev_domain_list_spinlock);
  472. return -ENODEV;
  473. }
  474. list_del(&owner->list);
  475. spin_unlock(&dev_domain_list_spinlock);
  476. kfree(owner);
  477. return 0;
  478. }
  479. EXPORT_SYMBOL_GPL(xen_unregister_device_domain_owner);
  480. #endif