microcode_amd.c 8.8 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313314315316317318319320321322323324325326327328329330331332333334335336337338339340341342343344345346347348349350351352353354355356357358359360361362363364365366367368369370371372373374375376377378379380381382383384385386387388389390391392393
  1. /*
  2. * AMD CPU Microcode Update Driver for Linux
  3. * Copyright (C) 2008-2011 Advanced Micro Devices Inc.
  4. *
  5. * Author: Peter Oruba <peter.oruba@amd.com>
  6. *
  7. * Based on work by:
  8. * Tigran Aivazian <tigran@aivazian.fsnet.co.uk>
  9. *
  10. * Maintainers:
  11. * Andreas Herrmann <andreas.herrmann3@amd.com>
  12. * Borislav Petkov <borislav.petkov@amd.com>
  13. *
  14. * This driver allows to upgrade microcode on F10h AMD
  15. * CPUs and later.
  16. *
  17. * Licensed under the terms of the GNU General Public
  18. * License version 2. See file COPYING for details.
  19. */
  20. #define pr_fmt(fmt) KBUILD_MODNAME ": " fmt
  21. #include <linux/firmware.h>
  22. #include <linux/pci_ids.h>
  23. #include <linux/uaccess.h>
  24. #include <linux/vmalloc.h>
  25. #include <linux/kernel.h>
  26. #include <linux/module.h>
  27. #include <linux/pci.h>
  28. #include <asm/microcode.h>
  29. #include <asm/processor.h>
  30. #include <asm/msr.h>
  31. MODULE_DESCRIPTION("AMD Microcode Update Driver");
  32. MODULE_AUTHOR("Peter Oruba");
  33. MODULE_LICENSE("GPL v2");
  34. #define UCODE_MAGIC 0x00414d44
  35. #define UCODE_EQUIV_CPU_TABLE_TYPE 0x00000000
  36. #define UCODE_UCODE_TYPE 0x00000001
  37. struct equiv_cpu_entry {
  38. u32 installed_cpu;
  39. u32 fixed_errata_mask;
  40. u32 fixed_errata_compare;
  41. u16 equiv_cpu;
  42. u16 res;
  43. } __attribute__((packed));
  44. struct microcode_header_amd {
  45. u32 data_code;
  46. u32 patch_id;
  47. u16 mc_patch_data_id;
  48. u8 mc_patch_data_len;
  49. u8 init_flag;
  50. u32 mc_patch_data_checksum;
  51. u32 nb_dev_id;
  52. u32 sb_dev_id;
  53. u16 processor_rev_id;
  54. u8 nb_rev_id;
  55. u8 sb_rev_id;
  56. u8 bios_api_rev;
  57. u8 reserved1[3];
  58. u32 match_reg[8];
  59. } __attribute__((packed));
  60. struct microcode_amd {
  61. struct microcode_header_amd hdr;
  62. unsigned int mpb[0];
  63. };
  64. #define SECTION_HDR_SIZE 8
  65. #define CONTAINER_HDR_SZ 12
  66. static struct equiv_cpu_entry *equiv_cpu_table;
  67. /* page-sized ucode patch buffer */
  68. void *patch;
  69. static int collect_cpu_info_amd(int cpu, struct cpu_signature *csig)
  70. {
  71. struct cpuinfo_x86 *c = &cpu_data(cpu);
  72. if (c->x86_vendor != X86_VENDOR_AMD || c->x86 < 0x10) {
  73. pr_warning("CPU%d: family %d not supported\n", cpu, c->x86);
  74. return -1;
  75. }
  76. csig->rev = c->microcode;
  77. pr_info("CPU%d: patch_level=0x%08x\n", cpu, csig->rev);
  78. return 0;
  79. }
  80. static unsigned int verify_ucode_size(int cpu, u32 patch_size,
  81. unsigned int size)
  82. {
  83. struct cpuinfo_x86 *c = &cpu_data(cpu);
  84. u32 max_size;
  85. #define F1XH_MPB_MAX_SIZE 2048
  86. #define F14H_MPB_MAX_SIZE 1824
  87. #define F15H_MPB_MAX_SIZE 4096
  88. switch (c->x86) {
  89. case 0x14:
  90. max_size = F14H_MPB_MAX_SIZE;
  91. break;
  92. case 0x15:
  93. max_size = F15H_MPB_MAX_SIZE;
  94. break;
  95. default:
  96. max_size = F1XH_MPB_MAX_SIZE;
  97. break;
  98. }
  99. if (patch_size > min_t(u32, size, max_size)) {
  100. pr_err("patch size mismatch\n");
  101. return 0;
  102. }
  103. return patch_size;
  104. }
  105. static u16 find_equiv_id(void)
  106. {
  107. unsigned int current_cpu_id, i = 0;
  108. BUG_ON(equiv_cpu_table == NULL);
  109. current_cpu_id = cpuid_eax(0x00000001);
  110. while (equiv_cpu_table[i].installed_cpu != 0) {
  111. if (current_cpu_id == equiv_cpu_table[i].installed_cpu)
  112. return equiv_cpu_table[i].equiv_cpu;
  113. i++;
  114. }
  115. return 0;
  116. }
  117. /*
  118. * we signal a good patch is found by returning its size > 0
  119. */
  120. static int get_matching_microcode(int cpu, const u8 *ucode_ptr,
  121. unsigned int leftover_size, int rev,
  122. unsigned int *current_size)
  123. {
  124. struct microcode_header_amd *mc_hdr;
  125. unsigned int actual_size;
  126. u16 equiv_cpu_id;
  127. /* size of the current patch we're staring at */
  128. *current_size = *(u32 *)(ucode_ptr + 4) + SECTION_HDR_SIZE;
  129. equiv_cpu_id = find_equiv_id();
  130. if (!equiv_cpu_id)
  131. return 0;
  132. /*
  133. * let's look at the patch header itself now
  134. */
  135. mc_hdr = (struct microcode_header_amd *)(ucode_ptr + SECTION_HDR_SIZE);
  136. if (mc_hdr->processor_rev_id != equiv_cpu_id)
  137. return 0;
  138. /* ucode might be chipset specific -- currently we don't support this */
  139. if (mc_hdr->nb_dev_id || mc_hdr->sb_dev_id) {
  140. pr_err("CPU%d: chipset specific code not yet supported\n",
  141. cpu);
  142. return 0;
  143. }
  144. if (mc_hdr->patch_id <= rev)
  145. return 0;
  146. /*
  147. * now that the header looks sane, verify its size
  148. */
  149. actual_size = verify_ucode_size(cpu, *current_size, leftover_size);
  150. if (!actual_size)
  151. return 0;
  152. /* clear the patch buffer */
  153. memset(patch, 0, PAGE_SIZE);
  154. /* all looks ok, get the binary patch */
  155. get_ucode_data(patch, ucode_ptr + SECTION_HDR_SIZE, actual_size);
  156. return actual_size;
  157. }
  158. static int apply_microcode_amd(int cpu)
  159. {
  160. u32 rev, dummy;
  161. int cpu_num = raw_smp_processor_id();
  162. struct ucode_cpu_info *uci = ucode_cpu_info + cpu_num;
  163. struct microcode_amd *mc_amd = uci->mc;
  164. struct cpuinfo_x86 *c = &cpu_data(cpu);
  165. /* We should bind the task to the CPU */
  166. BUG_ON(cpu_num != cpu);
  167. if (mc_amd == NULL)
  168. return 0;
  169. wrmsrl(MSR_AMD64_PATCH_LOADER, (u64)(long)&mc_amd->hdr.data_code);
  170. /* get patch id after patching */
  171. rdmsr(MSR_AMD64_PATCH_LEVEL, rev, dummy);
  172. /* check current patch id and patch's id for match */
  173. if (rev != mc_amd->hdr.patch_id) {
  174. pr_err("CPU%d: update failed for patch_level=0x%08x\n",
  175. cpu, mc_amd->hdr.patch_id);
  176. return -1;
  177. }
  178. pr_info("CPU%d: new patch_level=0x%08x\n", cpu, rev);
  179. uci->cpu_sig.rev = rev;
  180. c->microcode = rev;
  181. return 0;
  182. }
  183. static int install_equiv_cpu_table(const u8 *buf)
  184. {
  185. unsigned int *ibuf = (unsigned int *)buf;
  186. unsigned int type = ibuf[1];
  187. unsigned int size = ibuf[2];
  188. if (type != UCODE_EQUIV_CPU_TABLE_TYPE || !size) {
  189. pr_err("empty section/"
  190. "invalid type field in container file section header\n");
  191. return -EINVAL;
  192. }
  193. equiv_cpu_table = vmalloc(size);
  194. if (!equiv_cpu_table) {
  195. pr_err("failed to allocate equivalent CPU table\n");
  196. return -ENOMEM;
  197. }
  198. get_ucode_data(equiv_cpu_table, buf + CONTAINER_HDR_SZ, size);
  199. /* add header length */
  200. return size + CONTAINER_HDR_SZ;
  201. }
  202. static void free_equiv_cpu_table(void)
  203. {
  204. vfree(equiv_cpu_table);
  205. equiv_cpu_table = NULL;
  206. }
  207. static enum ucode_state
  208. generic_load_microcode(int cpu, const u8 *data, size_t size)
  209. {
  210. struct ucode_cpu_info *uci = ucode_cpu_info + cpu;
  211. struct microcode_header_amd *mc_hdr = NULL;
  212. unsigned int mc_size, leftover, current_size = 0;
  213. int offset;
  214. const u8 *ucode_ptr = data;
  215. void *new_mc = NULL;
  216. unsigned int new_rev = uci->cpu_sig.rev;
  217. enum ucode_state state = UCODE_ERROR;
  218. offset = install_equiv_cpu_table(ucode_ptr);
  219. if (offset < 0) {
  220. pr_err("failed to create equivalent cpu table\n");
  221. goto out;
  222. }
  223. ucode_ptr += offset;
  224. leftover = size - offset;
  225. if (*(u32 *)ucode_ptr != UCODE_UCODE_TYPE) {
  226. pr_err("invalid type field in container file section header\n");
  227. goto free_table;
  228. }
  229. while (leftover) {
  230. mc_size = get_matching_microcode(cpu, ucode_ptr, leftover,
  231. new_rev, &current_size);
  232. if (mc_size) {
  233. mc_hdr = patch;
  234. new_mc = patch;
  235. new_rev = mc_hdr->patch_id;
  236. goto out_ok;
  237. }
  238. ucode_ptr += current_size;
  239. leftover -= current_size;
  240. }
  241. if (!new_mc) {
  242. state = UCODE_NFOUND;
  243. goto free_table;
  244. }
  245. out_ok:
  246. uci->mc = new_mc;
  247. state = UCODE_OK;
  248. pr_debug("CPU%d update ucode (0x%08x -> 0x%08x)\n",
  249. cpu, uci->cpu_sig.rev, new_rev);
  250. free_table:
  251. free_equiv_cpu_table();
  252. out:
  253. return state;
  254. }
  255. /*
  256. * AMD microcode firmware naming convention, up to family 15h they are in
  257. * the legacy file:
  258. *
  259. * amd-ucode/microcode_amd.bin
  260. *
  261. * This legacy file is always smaller than 2K in size.
  262. *
  263. * Starting at family 15h they are in family specific firmware files:
  264. *
  265. * amd-ucode/microcode_amd_fam15h.bin
  266. * amd-ucode/microcode_amd_fam16h.bin
  267. * ...
  268. *
  269. * These might be larger than 2K.
  270. */
  271. static enum ucode_state request_microcode_amd(int cpu, struct device *device)
  272. {
  273. char fw_name[36] = "amd-ucode/microcode_amd.bin";
  274. const struct firmware *fw;
  275. enum ucode_state ret = UCODE_NFOUND;
  276. struct cpuinfo_x86 *c = &cpu_data(cpu);
  277. if (c->x86 >= 0x15)
  278. snprintf(fw_name, sizeof(fw_name), "amd-ucode/microcode_amd_fam%.2xh.bin", c->x86);
  279. if (request_firmware(&fw, (const char *)fw_name, device)) {
  280. pr_err("failed to load file %s\n", fw_name);
  281. goto out;
  282. }
  283. ret = UCODE_ERROR;
  284. if (*(u32 *)fw->data != UCODE_MAGIC) {
  285. pr_err("invalid magic value (0x%08x)\n", *(u32 *)fw->data);
  286. goto fw_release;
  287. }
  288. ret = generic_load_microcode(cpu, fw->data, fw->size);
  289. fw_release:
  290. release_firmware(fw);
  291. out:
  292. return ret;
  293. }
  294. static enum ucode_state
  295. request_microcode_user(int cpu, const void __user *buf, size_t size)
  296. {
  297. return UCODE_ERROR;
  298. }
  299. static void microcode_fini_cpu_amd(int cpu)
  300. {
  301. struct ucode_cpu_info *uci = ucode_cpu_info + cpu;
  302. uci->mc = NULL;
  303. }
  304. static struct microcode_ops microcode_amd_ops = {
  305. .request_microcode_user = request_microcode_user,
  306. .request_microcode_fw = request_microcode_amd,
  307. .collect_cpu_info = collect_cpu_info_amd,
  308. .apply_microcode = apply_microcode_amd,
  309. .microcode_fini_cpu = microcode_fini_cpu_amd,
  310. };
  311. struct microcode_ops * __init init_amd_microcode(void)
  312. {
  313. patch = (void *)get_zeroed_page(GFP_KERNEL);
  314. if (!patch)
  315. return NULL;
  316. return &microcode_amd_ops;
  317. }
  318. void __exit exit_amd_microcode(void)
  319. {
  320. free_page((unsigned long)patch);
  321. }