softemu8xx.c 4.6 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199
  1. /*
  2. * Software emulation of some PPC instructions for the 8xx core.
  3. *
  4. * Copyright (C) 1998 Dan Malek (dmalek@jlc.net)
  5. *
  6. * Software floating emuation for the MPC8xx processor. I did this mostly
  7. * because it was easier than trying to get the libraries compiled for
  8. * software floating point. The goal is still to get the libraries done,
  9. * but I lost patience and needed some hacks to at least get init and
  10. * shells running. The first problem is the setjmp/longjmp that save
  11. * and restore the floating point registers.
  12. *
  13. * For this emulation, our working registers are found on the register
  14. * save area.
  15. */
  16. #include <linux/errno.h>
  17. #include <linux/sched.h>
  18. #include <linux/kernel.h>
  19. #include <linux/mm.h>
  20. #include <linux/stddef.h>
  21. #include <linux/unistd.h>
  22. #include <linux/ptrace.h>
  23. #include <linux/user.h>
  24. #include <linux/interrupt.h>
  25. #include <asm/pgtable.h>
  26. #include <asm/uaccess.h>
  27. #include <asm/io.h>
  28. /* Eventually we may need a look-up table, but this works for now.
  29. */
  30. #define LFS 48
  31. #define LFD 50
  32. #define LFDU 51
  33. #define STFD 54
  34. #define STFDU 55
  35. #define FMR 63
  36. void print_8xx_pte(struct mm_struct *mm, unsigned long addr)
  37. {
  38. pgd_t *pgd;
  39. pmd_t *pmd;
  40. pte_t *pte;
  41. printk(" pte @ 0x%8lx: ", addr);
  42. pgd = pgd_offset(mm, addr & PAGE_MASK);
  43. if (pgd) {
  44. pmd = pmd_offset(pud_offset(pgd, addr & PAGE_MASK),
  45. addr & PAGE_MASK);
  46. if (pmd && pmd_present(*pmd)) {
  47. pte = pte_offset_kernel(pmd, addr & PAGE_MASK);
  48. if (pte) {
  49. printk(" (0x%08lx)->(0x%08lx)->0x%08lx\n",
  50. (long)pgd, (long)pte, (long)pte_val(*pte));
  51. #define pp ((long)pte_val(*pte))
  52. printk(" RPN: %05lx PP: %lx SPS: %lx SH: %lx "
  53. "CI: %lx v: %lx\n",
  54. pp>>12, /* rpn */
  55. (pp>>10)&3, /* pp */
  56. (pp>>3)&1, /* small */
  57. (pp>>2)&1, /* shared */
  58. (pp>>1)&1, /* cache inhibit */
  59. pp&1 /* valid */
  60. );
  61. #undef pp
  62. }
  63. else {
  64. printk("no pte\n");
  65. }
  66. }
  67. else {
  68. printk("no pmd\n");
  69. }
  70. }
  71. else {
  72. printk("no pgd\n");
  73. }
  74. }
  75. int get_8xx_pte(struct mm_struct *mm, unsigned long addr)
  76. {
  77. pgd_t *pgd;
  78. pmd_t *pmd;
  79. pte_t *pte;
  80. int retval = 0;
  81. pgd = pgd_offset(mm, addr & PAGE_MASK);
  82. if (pgd) {
  83. pmd = pmd_offset(pud_offset(pgd, addr & PAGE_MASK),
  84. addr & PAGE_MASK);
  85. if (pmd && pmd_present(*pmd)) {
  86. pte = pte_offset_kernel(pmd, addr & PAGE_MASK);
  87. if (pte) {
  88. retval = (int)pte_val(*pte);
  89. }
  90. }
  91. }
  92. return retval;
  93. }
  94. /*
  95. * We return 0 on success, 1 on unimplemented instruction, and EFAULT
  96. * if a load/store faulted.
  97. */
  98. int Soft_emulate_8xx(struct pt_regs *regs)
  99. {
  100. u32 inst, instword;
  101. u32 flreg, idxreg, disp;
  102. int retval;
  103. s16 sdisp;
  104. u32 *ea, *ip;
  105. retval = 0;
  106. instword = *((u32 *)regs->nip);
  107. inst = instword >> 26;
  108. flreg = (instword >> 21) & 0x1f;
  109. idxreg = (instword >> 16) & 0x1f;
  110. disp = instword & 0xffff;
  111. ea = (u32 *)(regs->gpr[idxreg] + disp);
  112. ip = (u32 *)&current->thread.TS_FPR(flreg);
  113. switch ( inst )
  114. {
  115. case LFD:
  116. /* this is a 16 bit quantity that is sign extended
  117. * so use a signed short here -- Cort
  118. */
  119. sdisp = (instword & 0xffff);
  120. ea = (u32 *)(regs->gpr[idxreg] + sdisp);
  121. if (copy_from_user(ip, ea, sizeof(double)))
  122. retval = -EFAULT;
  123. break;
  124. case LFDU:
  125. if (copy_from_user(ip, ea, sizeof(double)))
  126. retval = -EFAULT;
  127. else
  128. regs->gpr[idxreg] = (u32)ea;
  129. break;
  130. case LFS:
  131. sdisp = (instword & 0xffff);
  132. ea = (u32 *)(regs->gpr[idxreg] + sdisp);
  133. if (copy_from_user(ip, ea, sizeof(float)))
  134. retval = -EFAULT;
  135. break;
  136. case STFD:
  137. /* this is a 16 bit quantity that is sign extended
  138. * so use a signed short here -- Cort
  139. */
  140. sdisp = (instword & 0xffff);
  141. ea = (u32 *)(regs->gpr[idxreg] + sdisp);
  142. if (copy_to_user(ea, ip, sizeof(double)))
  143. retval = -EFAULT;
  144. break;
  145. case STFDU:
  146. if (copy_to_user(ea, ip, sizeof(double)))
  147. retval = -EFAULT;
  148. else
  149. regs->gpr[idxreg] = (u32)ea;
  150. break;
  151. case FMR:
  152. /* assume this is a fp move -- Cort */
  153. memcpy(ip, &current->thread.TS_FPR((instword>>11)&0x1f),
  154. sizeof(double));
  155. break;
  156. default:
  157. retval = 1;
  158. printk("Bad emulation %s/%d\n"
  159. " NIP: %08lx instruction: %08x opcode: %x "
  160. "A: %x B: %x C: %x code: %x rc: %x\n",
  161. current->comm,current->pid,
  162. regs->nip,
  163. instword,inst,
  164. (instword>>16)&0x1f,
  165. (instword>>11)&0x1f,
  166. (instword>>6)&0x1f,
  167. (instword>>1)&0x3ff,
  168. instword&1);
  169. {
  170. int pa;
  171. print_8xx_pte(current->mm,regs->nip);
  172. pa = get_8xx_pte(current->mm,regs->nip) & PAGE_MASK;
  173. pa |= (regs->nip & ~PAGE_MASK);
  174. pa = (unsigned long)__va(pa);
  175. printk("Kernel VA for NIP %x ", pa);
  176. print_8xx_pte(current->mm,pa);
  177. }
  178. }
  179. if (retval == 0)
  180. regs->nip += 4;
  181. return retval;
  182. }