vc3xxx_data.c 2.3 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172
  1. /*
  2. * OMAP3 Voltage Controller (VC) data
  3. *
  4. * Copyright (C) 2007, 2010 Texas Instruments, Inc.
  5. * Rajendra Nayak <rnayak@ti.com>
  6. * Lesly A M <x0080970@ti.com>
  7. * Thara Gopinath <thara@ti.com>
  8. *
  9. * Copyright (C) 2008, 2011 Nokia Corporation
  10. * Kalle Jokiniemi
  11. * Paul Walmsley
  12. *
  13. * This program is free software; you can redistribute it and/or modify
  14. * it under the terms of the GNU General Public License version 2 as
  15. * published by the Free Software Foundation.
  16. */
  17. #include <linux/io.h>
  18. #include <linux/err.h>
  19. #include <linux/init.h>
  20. #include "common.h"
  21. #include "prm-regbits-34xx.h"
  22. #include "voltage.h"
  23. #include "vc.h"
  24. /*
  25. * VC data common to 34xx/36xx chips
  26. * XXX This stuff presumably belongs in the vc3xxx.c or vc.c file.
  27. */
  28. static struct omap_vc_common omap3_vc_common = {
  29. .bypass_val_reg = OMAP3_PRM_VC_BYPASS_VAL_OFFSET,
  30. .data_shift = OMAP3430_DATA_SHIFT,
  31. .slaveaddr_shift = OMAP3430_SLAVEADDR_SHIFT,
  32. .regaddr_shift = OMAP3430_REGADDR_SHIFT,
  33. .valid = OMAP3430_VALID_MASK,
  34. .cmd_on_shift = OMAP3430_VC_CMD_ON_SHIFT,
  35. .cmd_on_mask = OMAP3430_VC_CMD_ON_MASK,
  36. .cmd_onlp_shift = OMAP3430_VC_CMD_ONLP_SHIFT,
  37. .cmd_ret_shift = OMAP3430_VC_CMD_RET_SHIFT,
  38. .cmd_off_shift = OMAP3430_VC_CMD_OFF_SHIFT,
  39. .i2c_cfg_hsen_mask = OMAP3430_HSEN_MASK,
  40. .i2c_cfg_reg = OMAP3_PRM_VC_I2C_CFG_OFFSET,
  41. .i2c_mcode_mask = OMAP3430_MCODE_MASK,
  42. };
  43. struct omap_vc_channel omap3_vc_mpu = {
  44. .common = &omap3_vc_common,
  45. .smps_sa_reg = OMAP3_PRM_VC_SMPS_SA_OFFSET,
  46. .smps_volra_reg = OMAP3_PRM_VC_SMPS_VOL_RA_OFFSET,
  47. .smps_cmdra_reg = OMAP3_PRM_VC_SMPS_CMD_RA_OFFSET,
  48. .cfg_channel_reg = OMAP3_PRM_VC_CH_CONF_OFFSET,
  49. .cmdval_reg = OMAP3_PRM_VC_CMD_VAL_0_OFFSET,
  50. .smps_sa_mask = OMAP3430_PRM_VC_SMPS_SA_SA0_MASK,
  51. .smps_volra_mask = OMAP3430_VOLRA0_MASK,
  52. .smps_cmdra_mask = OMAP3430_CMDRA0_MASK,
  53. .cfg_channel_sa_shift = OMAP3430_PRM_VC_SMPS_SA_SA0_SHIFT,
  54. };
  55. struct omap_vc_channel omap3_vc_core = {
  56. .common = &omap3_vc_common,
  57. .smps_sa_reg = OMAP3_PRM_VC_SMPS_SA_OFFSET,
  58. .smps_volra_reg = OMAP3_PRM_VC_SMPS_VOL_RA_OFFSET,
  59. .smps_cmdra_reg = OMAP3_PRM_VC_SMPS_CMD_RA_OFFSET,
  60. .cfg_channel_reg = OMAP3_PRM_VC_CH_CONF_OFFSET,
  61. .cmdval_reg = OMAP3_PRM_VC_CMD_VAL_1_OFFSET,
  62. .smps_sa_mask = OMAP3430_PRM_VC_SMPS_SA_SA1_MASK,
  63. .smps_volra_mask = OMAP3430_VOLRA1_MASK,
  64. .smps_cmdra_mask = OMAP3430_CMDRA1_MASK,
  65. .cfg_channel_sa_shift = OMAP3430_PRM_VC_SMPS_SA_SA1_SHIFT,
  66. };