12345678910111213141516171819202122232425262728293031323334353637383940 |
- /* linux/arch/arm/mach-exynos4/include/mach/regs-gpio.h
- *
- * Copyright (c) 2010-2011 Samsung Electronics Co., Ltd.
- * http://www.samsung.com
- *
- * EXYNOS4 - GPIO (including EINT) register definitions
- *
- * This program is free software; you can redistribute it and/or modify
- * it under the terms of the GNU General Public License version 2 as
- * published by the Free Software Foundation.
- */
- #ifndef __ASM_ARCH_REGS_GPIO_H
- #define __ASM_ARCH_REGS_GPIO_H __FILE__
- #include <mach/map.h>
- #include <mach/irqs.h>
- #define EINT_REG_NR(x) (EINT_OFFSET(x) >> 3)
- #define EINT_CON(b, x) (b + 0xE00 + (EINT_REG_NR(x) * 4))
- #define EINT_FLTCON(b, x) (b + 0xE80 + (EINT_REG_NR(x) * 4))
- #define EINT_MASK(b, x) (b + 0xF00 + (EINT_REG_NR(x) * 4))
- #define EINT_PEND(b, x) (b + 0xF40 + (EINT_REG_NR(x) * 4))
- #define EINT_OFFSET_BIT(x) (1 << (EINT_OFFSET(x) & 0x7))
- /* compatibility for plat-s5p/irq-pm.c */
- #define EXYNOS4_EINT40CON (S5P_VA_GPIO2 + 0xE00)
- #define S5P_EINT_CON(x) (EXYNOS4_EINT40CON + ((x) * 0x4))
- #define EXYNOS4_EINT40FLTCON0 (S5P_VA_GPIO2 + 0xE80)
- #define S5P_EINT_FLTCON(x) (EXYNOS4_EINT40FLTCON0 + ((x) * 0x4))
- #define EXYNOS4_EINT40MASK (S5P_VA_GPIO2 + 0xF00)
- #define S5P_EINT_MASK(x) (EXYNOS4_EINT40MASK + ((x) * 0x4))
- #define EXYNOS4_EINT40PEND (S5P_VA_GPIO2 + 0xF40)
- #define S5P_EINT_PEND(x) (EXYNOS4_EINT40PEND + ((x) * 0x4))
- #endif /* __ASM_ARCH_REGS_GPIO_H */
|