da8xx.h 4.7 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133
  1. /*
  2. * Chip specific defines for DA8XX/OMAP L1XX SoC
  3. *
  4. * Author: Mark A. Greer <mgreer@mvista.com>
  5. *
  6. * 2007, 2009-2010 (c) MontaVista Software, Inc. This file is licensed under
  7. * the terms of the GNU General Public License version 2. This program
  8. * is licensed "as is" without any warranty of any kind, whether express
  9. * or implied.
  10. */
  11. #ifndef __ASM_ARCH_DAVINCI_DA8XX_H
  12. #define __ASM_ARCH_DAVINCI_DA8XX_H
  13. #include <video/da8xx-fb.h>
  14. #include <linux/platform_device.h>
  15. #include <linux/davinci_emac.h>
  16. #include <linux/spi/spi.h>
  17. #include <mach/serial.h>
  18. #include <mach/edma.h>
  19. #include <mach/i2c.h>
  20. #include <mach/asp.h>
  21. #include <mach/mmc.h>
  22. #include <mach/usb.h>
  23. #include <mach/pm.h>
  24. #include <mach/spi.h>
  25. extern void __iomem *da8xx_syscfg0_base;
  26. extern void __iomem *da8xx_syscfg1_base;
  27. /*
  28. * If the DA850/OMAP-L138/AM18x SoC on board is of a higher speed grade
  29. * (than the regular 300Mhz variant), the board code should set this up
  30. * with the supported speed before calling da850_register_cpufreq().
  31. */
  32. extern unsigned int da850_max_speed;
  33. /*
  34. * The cp_intc interrupt controller for the da8xx isn't in the same
  35. * chunk of physical memory space as the other registers (like it is
  36. * on the davincis) so it needs to be mapped separately. It will be
  37. * mapped early on when the I/O space is mapped and we'll put it just
  38. * before the I/O space in the processor's virtual memory space.
  39. */
  40. #define DA8XX_CP_INTC_BASE 0xfffee000
  41. #define DA8XX_CP_INTC_SIZE SZ_8K
  42. #define DA8XX_CP_INTC_VIRT (IO_VIRT - DA8XX_CP_INTC_SIZE - SZ_4K)
  43. #define DA8XX_SYSCFG0_BASE (IO_PHYS + 0x14000)
  44. #define DA8XX_SYSCFG0_VIRT(x) (da8xx_syscfg0_base + (x))
  45. #define DA8XX_JTAG_ID_REG 0x18
  46. #define DA8XX_CFGCHIP0_REG 0x17c
  47. #define DA8XX_CFGCHIP2_REG 0x184
  48. #define DA8XX_CFGCHIP3_REG 0x188
  49. #define DA8XX_SYSCFG1_BASE (IO_PHYS + 0x22C000)
  50. #define DA8XX_SYSCFG1_VIRT(x) (da8xx_syscfg1_base + (x))
  51. #define DA8XX_DEEPSLEEP_REG 0x8
  52. #define DA8XX_PWRDN_REG 0x18
  53. #define DA8XX_PSC0_BASE 0x01c10000
  54. #define DA8XX_PLL0_BASE 0x01c11000
  55. #define DA8XX_TIMER64P0_BASE 0x01c20000
  56. #define DA8XX_TIMER64P1_BASE 0x01c21000
  57. #define DA8XX_GPIO_BASE 0x01e26000
  58. #define DA8XX_PSC1_BASE 0x01e27000
  59. #define DA8XX_AEMIF_CS2_BASE 0x60000000
  60. #define DA8XX_AEMIF_CS3_BASE 0x62000000
  61. #define DA8XX_AEMIF_CTL_BASE 0x68000000
  62. #define DA8XX_ARM_RAM_BASE 0xffff0000
  63. void __init da830_init(void);
  64. void __init da850_init(void);
  65. int da830_register_edma(struct edma_rsv_info *rsv);
  66. int da850_register_edma(struct edma_rsv_info *rsv[2]);
  67. int da8xx_register_i2c(int instance, struct davinci_i2c_platform_data *pdata);
  68. int da8xx_register_spi(int instance, struct spi_board_info *info, unsigned len);
  69. int da8xx_register_watchdog(void);
  70. int da8xx_register_usb20(unsigned mA, unsigned potpgt);
  71. int da8xx_register_usb11(struct da8xx_ohci_root_hub *pdata);
  72. int da8xx_register_emac(void);
  73. int da8xx_register_lcdc(struct da8xx_lcdc_platform_data *pdata);
  74. int da8xx_register_mmcsd0(struct davinci_mmc_config *config);
  75. int da850_register_mmcsd1(struct davinci_mmc_config *config);
  76. void __init da8xx_register_mcasp(int id, struct snd_platform_data *pdata);
  77. int da8xx_register_rtc(void);
  78. int da850_register_cpufreq(char *async_clk);
  79. int da8xx_register_cpuidle(void);
  80. void __iomem * __init da8xx_get_mem_ctlr(void);
  81. int da850_register_pm(struct platform_device *pdev);
  82. int __init da850_register_sata(unsigned long refclkpn);
  83. void da8xx_restart(char mode, const char *cmd);
  84. extern struct platform_device da8xx_serial_device;
  85. extern struct emac_platform_data da8xx_emac_pdata;
  86. extern struct da8xx_lcdc_platform_data sharp_lcd035q3dg01_pdata;
  87. extern struct da8xx_lcdc_platform_data sharp_lk043t1dg01_pdata;
  88. extern struct davinci_spi_platform_data da8xx_spi_pdata[];
  89. extern struct platform_device da8xx_wdt_device;
  90. extern const short da830_emif25_pins[];
  91. extern const short da830_spi0_pins[];
  92. extern const short da830_spi1_pins[];
  93. extern const short da830_mmc_sd_pins[];
  94. extern const short da830_uart0_pins[];
  95. extern const short da830_uart1_pins[];
  96. extern const short da830_uart2_pins[];
  97. extern const short da830_usb20_pins[];
  98. extern const short da830_usb11_pins[];
  99. extern const short da830_uhpi_pins[];
  100. extern const short da830_cpgmac_pins[];
  101. extern const short da830_emif3c_pins[];
  102. extern const short da830_mcasp0_pins[];
  103. extern const short da830_mcasp1_pins[];
  104. extern const short da830_mcasp2_pins[];
  105. extern const short da830_i2c0_pins[];
  106. extern const short da830_i2c1_pins[];
  107. extern const short da830_lcdcntl_pins[];
  108. extern const short da830_pwm_pins[];
  109. extern const short da830_ecap0_pins[];
  110. extern const short da830_ecap1_pins[];
  111. extern const short da830_ecap2_pins[];
  112. extern const short da830_eqep0_pins[];
  113. extern const short da830_eqep1_pins[];
  114. extern const short da850_i2c0_pins[];
  115. extern const short da850_i2c1_pins[];
  116. extern const short da850_lcdcntl_pins[];
  117. #endif /* __ASM_ARCH_DAVINCI_DA8XX_H */