iwl-core.c 78 KB

12345678910111213141516171819202122232425262728293031323334353637383940414243444546474849505152535455565758596061626364656667686970717273747576777879808182838485868788899091929394959697989910010110210310410510610710810911011111211311411511611711811912012112212312412512612712812913013113213313413513613713813914014114214314414514614714814915015115215315415515615715815916016116216316416516616716816917017117217317417517617717817918018118218318418518618718818919019119219319419519619719819920020120220320420520620720820921021121221321421521621721821922022122222322422522622722822923023123223323423523623723823924024124224324424524624724824925025125225325425525625725825926026126226326426526626726826927027127227327427527627727827928028128228328428528628728828929029129229329429529629729829930030130230330430530630730830931031131231331431531631731831932032132232332432532632732832933033133233333433533633733833934034134234334434534634734834935035135235335435535635735835936036136236336436536636736836937037137237337437537637737837938038138238338438538638738838939039139239339439539639739839940040140240340440540640740840941041141241341441541641741841942042142242342442542642742842943043143243343443543643743843944044144244344444544644744844945045145245345445545645745845946046146246346446546646746846947047147247347447547647747847948048148248348448548648748848949049149249349449549649749849950050150250350450550650750850951051151251351451551651751851952052152252352452552652752852953053153253353453553653753853954054154254354454554654754854955055155255355455555655755855956056156256356456556656756856957057157257357457557657757857958058158258358458558658758858959059159259359459559659759859960060160260360460560660760860961061161261361461561661761861962062162262362462562662762862963063163263363463563663763863964064164264364464564664764864965065165265365465565665765865966066166266366466566666766866967067167267367467567667767867968068168268368468568668768868969069169269369469569669769869970070170270370470570670770870971071171271371471571671771871972072172272372472572672772872973073173273373473573673773873974074174274374474574674774874975075175275375475575675775875976076176276376476576676776876977077177277377477577677777877978078178278378478578678778878979079179279379479579679779879980080180280380480580680780880981081181281381481581681781881982082182282382482582682782882983083183283383483583683783883984084184284384484584684784884985085185285385485585685785885986086186286386486586686786886987087187287387487587687787887988088188288388488588688788888989089189289389489589689789889990090190290390490590690790890991091191291391491591691791891992092192292392492592692792892993093193293393493593693793893994094194294394494594694794894995095195295395495595695795895996096196296396496596696796896997097197297397497597697797897998098198298398498598698798898999099199299399499599699799899910001001100210031004100510061007100810091010101110121013101410151016101710181019102010211022102310241025102610271028102910301031103210331034103510361037103810391040104110421043104410451046104710481049105010511052105310541055105610571058105910601061106210631064106510661067106810691070107110721073107410751076107710781079108010811082108310841085108610871088108910901091109210931094109510961097109810991100110111021103110411051106110711081109111011111112111311141115111611171118111911201121112211231124112511261127112811291130113111321133113411351136113711381139114011411142114311441145114611471148114911501151115211531154115511561157115811591160116111621163116411651166116711681169117011711172117311741175117611771178117911801181118211831184118511861187118811891190119111921193119411951196119711981199120012011202120312041205120612071208120912101211121212131214121512161217121812191220122112221223122412251226122712281229123012311232123312341235123612371238123912401241124212431244124512461247124812491250125112521253125412551256125712581259126012611262126312641265126612671268126912701271127212731274127512761277127812791280128112821283128412851286128712881289129012911292129312941295129612971298129913001301130213031304130513061307130813091310131113121313131413151316131713181319132013211322132313241325132613271328132913301331133213331334133513361337133813391340134113421343134413451346134713481349135013511352135313541355135613571358135913601361136213631364136513661367136813691370137113721373137413751376137713781379138013811382138313841385138613871388138913901391139213931394139513961397139813991400140114021403140414051406140714081409141014111412141314141415141614171418141914201421142214231424142514261427142814291430143114321433143414351436143714381439144014411442144314441445144614471448144914501451145214531454145514561457145814591460146114621463146414651466146714681469147014711472147314741475147614771478147914801481148214831484148514861487148814891490149114921493149414951496149714981499150015011502150315041505150615071508150915101511151215131514151515161517151815191520152115221523152415251526152715281529153015311532153315341535153615371538153915401541154215431544154515461547154815491550155115521553155415551556155715581559156015611562156315641565156615671568156915701571157215731574157515761577157815791580158115821583158415851586158715881589159015911592159315941595159615971598159916001601160216031604160516061607160816091610161116121613161416151616161716181619162016211622162316241625162616271628162916301631163216331634163516361637163816391640164116421643164416451646164716481649165016511652165316541655165616571658165916601661166216631664166516661667166816691670167116721673167416751676167716781679168016811682168316841685168616871688168916901691169216931694169516961697169816991700170117021703170417051706170717081709171017111712171317141715171617171718171917201721172217231724172517261727172817291730173117321733173417351736173717381739174017411742174317441745174617471748174917501751175217531754175517561757175817591760176117621763176417651766176717681769177017711772177317741775177617771778177917801781178217831784178517861787178817891790179117921793179417951796179717981799180018011802180318041805180618071808180918101811181218131814181518161817181818191820182118221823182418251826182718281829183018311832183318341835183618371838183918401841184218431844184518461847184818491850185118521853185418551856185718581859186018611862186318641865186618671868186918701871187218731874187518761877187818791880188118821883188418851886188718881889189018911892189318941895189618971898189919001901190219031904190519061907190819091910191119121913191419151916191719181919192019211922192319241925192619271928192919301931193219331934193519361937193819391940194119421943194419451946194719481949195019511952195319541955195619571958195919601961196219631964196519661967196819691970197119721973197419751976197719781979198019811982198319841985198619871988198919901991199219931994199519961997199819992000200120022003200420052006200720082009201020112012201320142015201620172018201920202021202220232024202520262027202820292030203120322033203420352036203720382039204020412042204320442045204620472048204920502051205220532054205520562057205820592060206120622063206420652066206720682069207020712072207320742075207620772078207920802081208220832084208520862087208820892090209120922093209420952096209720982099210021012102210321042105210621072108210921102111211221132114211521162117211821192120212121222123212421252126212721282129213021312132213321342135213621372138213921402141214221432144214521462147214821492150215121522153215421552156215721582159216021612162216321642165216621672168216921702171217221732174217521762177217821792180218121822183218421852186218721882189219021912192219321942195219621972198219922002201220222032204220522062207220822092210221122122213221422152216221722182219222022212222222322242225222622272228222922302231223222332234223522362237223822392240224122422243224422452246224722482249225022512252225322542255225622572258225922602261226222632264226522662267226822692270227122722273227422752276227722782279228022812282228322842285228622872288228922902291229222932294229522962297229822992300230123022303230423052306230723082309231023112312231323142315231623172318231923202321232223232324232523262327232823292330233123322333233423352336233723382339234023412342234323442345234623472348234923502351235223532354235523562357235823592360236123622363236423652366236723682369237023712372237323742375237623772378237923802381238223832384238523862387238823892390239123922393239423952396239723982399240024012402240324042405240624072408240924102411241224132414241524162417241824192420242124222423242424252426242724282429243024312432243324342435243624372438243924402441244224432444244524462447244824492450245124522453245424552456245724582459246024612462246324642465246624672468246924702471247224732474247524762477247824792480248124822483248424852486248724882489249024912492249324942495249624972498249925002501250225032504250525062507250825092510251125122513251425152516251725182519252025212522252325242525252625272528252925302531253225332534253525362537253825392540254125422543254425452546254725482549255025512552255325542555255625572558255925602561256225632564256525662567256825692570257125722573257425752576257725782579258025812582258325842585258625872588258925902591259225932594259525962597259825992600260126022603260426052606260726082609261026112612261326142615261626172618261926202621262226232624262526262627262826292630263126322633263426352636263726382639264026412642264326442645264626472648264926502651265226532654265526562657265826592660266126622663266426652666266726682669267026712672267326742675267626772678267926802681268226832684268526862687268826892690269126922693269426952696269726982699270027012702270327042705270627072708270927102711271227132714271527162717271827192720272127222723272427252726272727282729273027312732273327342735273627372738273927402741274227432744274527462747274827492750275127522753275427552756275727582759276027612762276327642765276627672768276927702771277227732774277527762777277827792780278127822783
  1. /******************************************************************************
  2. *
  3. * GPL LICENSE SUMMARY
  4. *
  5. * Copyright(c) 2008 - 2010 Intel Corporation. All rights reserved.
  6. *
  7. * This program is free software; you can redistribute it and/or modify
  8. * it under the terms of version 2 of the GNU General Public License as
  9. * published by the Free Software Foundation.
  10. *
  11. * This program is distributed in the hope that it will be useful, but
  12. * WITHOUT ANY WARRANTY; without even the implied warranty of
  13. * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the GNU
  14. * General Public License for more details.
  15. *
  16. * You should have received a copy of the GNU General Public License
  17. * along with this program; if not, write to the Free Software
  18. * Foundation, Inc., 51 Franklin Street, Fifth Floor, Boston, MA 02110,
  19. * USA
  20. *
  21. * The full GNU General Public License is included in this distribution
  22. * in the file called LICENSE.GPL.
  23. *
  24. * Contact Information:
  25. * Intel Linux Wireless <ilw@linux.intel.com>
  26. * Intel Corporation, 5200 N.E. Elam Young Parkway, Hillsboro, OR 97124-6497
  27. *****************************************************************************/
  28. #include <linux/kernel.h>
  29. #include <linux/module.h>
  30. #include <linux/etherdevice.h>
  31. #include <linux/sched.h>
  32. #include <linux/slab.h>
  33. #include <net/mac80211.h>
  34. #include "iwl-eeprom.h"
  35. #include "iwl-dev.h" /* FIXME: remove */
  36. #include "iwl-debug.h"
  37. #include "iwl-core.h"
  38. #include "iwl-io.h"
  39. #include "iwl-power.h"
  40. #include "iwl-sta.h"
  41. #include "iwl-helpers.h"
  42. MODULE_DESCRIPTION("iwl core");
  43. MODULE_VERSION(IWLWIFI_VERSION);
  44. MODULE_AUTHOR(DRV_COPYRIGHT " " DRV_AUTHOR);
  45. MODULE_LICENSE("GPL");
  46. /*
  47. * set bt_coex_active to true, uCode will do kill/defer
  48. * every time the priority line is asserted (BT is sending signals on the
  49. * priority line in the PCIx).
  50. * set bt_coex_active to false, uCode will ignore the BT activity and
  51. * perform the normal operation
  52. *
  53. * User might experience transmit issue on some platform due to WiFi/BT
  54. * co-exist problem. The possible behaviors are:
  55. * Able to scan and finding all the available AP
  56. * Not able to associate with any AP
  57. * On those platforms, WiFi communication can be restored by set
  58. * "bt_coex_active" module parameter to "false"
  59. *
  60. * default: bt_coex_active = true (BT_COEX_ENABLE)
  61. */
  62. bool bt_coex_active = true;
  63. EXPORT_SYMBOL_GPL(bt_coex_active);
  64. module_param(bt_coex_active, bool, S_IRUGO);
  65. MODULE_PARM_DESC(bt_coex_active, "enable wifi/bluetooth co-exist");
  66. #define IWL_DECLARE_RATE_INFO(r, s, ip, in, rp, rn, pp, np) \
  67. [IWL_RATE_##r##M_INDEX] = { IWL_RATE_##r##M_PLCP, \
  68. IWL_RATE_SISO_##s##M_PLCP, \
  69. IWL_RATE_MIMO2_##s##M_PLCP,\
  70. IWL_RATE_MIMO3_##s##M_PLCP,\
  71. IWL_RATE_##r##M_IEEE, \
  72. IWL_RATE_##ip##M_INDEX, \
  73. IWL_RATE_##in##M_INDEX, \
  74. IWL_RATE_##rp##M_INDEX, \
  75. IWL_RATE_##rn##M_INDEX, \
  76. IWL_RATE_##pp##M_INDEX, \
  77. IWL_RATE_##np##M_INDEX }
  78. u32 iwl_debug_level;
  79. EXPORT_SYMBOL(iwl_debug_level);
  80. /*
  81. * Parameter order:
  82. * rate, ht rate, prev rate, next rate, prev tgg rate, next tgg rate
  83. *
  84. * If there isn't a valid next or previous rate then INV is used which
  85. * maps to IWL_RATE_INVALID
  86. *
  87. */
  88. const struct iwl_rate_info iwl_rates[IWL_RATE_COUNT] = {
  89. IWL_DECLARE_RATE_INFO(1, INV, INV, 2, INV, 2, INV, 2), /* 1mbps */
  90. IWL_DECLARE_RATE_INFO(2, INV, 1, 5, 1, 5, 1, 5), /* 2mbps */
  91. IWL_DECLARE_RATE_INFO(5, INV, 2, 6, 2, 11, 2, 11), /*5.5mbps */
  92. IWL_DECLARE_RATE_INFO(11, INV, 9, 12, 9, 12, 5, 18), /* 11mbps */
  93. IWL_DECLARE_RATE_INFO(6, 6, 5, 9, 5, 11, 5, 11), /* 6mbps */
  94. IWL_DECLARE_RATE_INFO(9, 6, 6, 11, 6, 11, 5, 11), /* 9mbps */
  95. IWL_DECLARE_RATE_INFO(12, 12, 11, 18, 11, 18, 11, 18), /* 12mbps */
  96. IWL_DECLARE_RATE_INFO(18, 18, 12, 24, 12, 24, 11, 24), /* 18mbps */
  97. IWL_DECLARE_RATE_INFO(24, 24, 18, 36, 18, 36, 18, 36), /* 24mbps */
  98. IWL_DECLARE_RATE_INFO(36, 36, 24, 48, 24, 48, 24, 48), /* 36mbps */
  99. IWL_DECLARE_RATE_INFO(48, 48, 36, 54, 36, 54, 36, 54), /* 48mbps */
  100. IWL_DECLARE_RATE_INFO(54, 54, 48, INV, 48, INV, 48, INV),/* 54mbps */
  101. IWL_DECLARE_RATE_INFO(60, 60, 48, INV, 48, INV, 48, INV),/* 60mbps */
  102. /* FIXME:RS: ^^ should be INV (legacy) */
  103. };
  104. EXPORT_SYMBOL(iwl_rates);
  105. int iwl_hwrate_to_plcp_idx(u32 rate_n_flags)
  106. {
  107. int idx = 0;
  108. /* HT rate format */
  109. if (rate_n_flags & RATE_MCS_HT_MSK) {
  110. idx = (rate_n_flags & 0xff);
  111. if (idx >= IWL_RATE_MIMO3_6M_PLCP)
  112. idx = idx - IWL_RATE_MIMO3_6M_PLCP;
  113. else if (idx >= IWL_RATE_MIMO2_6M_PLCP)
  114. idx = idx - IWL_RATE_MIMO2_6M_PLCP;
  115. idx += IWL_FIRST_OFDM_RATE;
  116. /* skip 9M not supported in ht*/
  117. if (idx >= IWL_RATE_9M_INDEX)
  118. idx += 1;
  119. if ((idx >= IWL_FIRST_OFDM_RATE) && (idx <= IWL_LAST_OFDM_RATE))
  120. return idx;
  121. /* legacy rate format, search for match in table */
  122. } else {
  123. for (idx = 0; idx < ARRAY_SIZE(iwl_rates); idx++)
  124. if (iwl_rates[idx].plcp == (rate_n_flags & 0xFF))
  125. return idx;
  126. }
  127. return -1;
  128. }
  129. EXPORT_SYMBOL(iwl_hwrate_to_plcp_idx);
  130. u8 iwl_toggle_tx_ant(struct iwl_priv *priv, u8 ant, u8 valid)
  131. {
  132. int i;
  133. u8 ind = ant;
  134. for (i = 0; i < RATE_ANT_NUM - 1; i++) {
  135. ind = (ind + 1) < RATE_ANT_NUM ? ind + 1 : 0;
  136. if (valid & BIT(ind))
  137. return ind;
  138. }
  139. return ant;
  140. }
  141. EXPORT_SYMBOL(iwl_toggle_tx_ant);
  142. const u8 iwl_bcast_addr[ETH_ALEN] = { 0xFF, 0xFF, 0xFF, 0xFF, 0xFF, 0xFF };
  143. EXPORT_SYMBOL(iwl_bcast_addr);
  144. /* This function both allocates and initializes hw and priv. */
  145. struct ieee80211_hw *iwl_alloc_all(struct iwl_cfg *cfg,
  146. struct ieee80211_ops *hw_ops)
  147. {
  148. struct iwl_priv *priv;
  149. /* mac80211 allocates memory for this device instance, including
  150. * space for this driver's private structure */
  151. struct ieee80211_hw *hw =
  152. ieee80211_alloc_hw(sizeof(struct iwl_priv), hw_ops);
  153. if (hw == NULL) {
  154. pr_err("%s: Can not allocate network device\n",
  155. cfg->name);
  156. goto out;
  157. }
  158. priv = hw->priv;
  159. priv->hw = hw;
  160. out:
  161. return hw;
  162. }
  163. EXPORT_SYMBOL(iwl_alloc_all);
  164. /*
  165. * QoS support
  166. */
  167. static void iwl_update_qos(struct iwl_priv *priv)
  168. {
  169. if (test_bit(STATUS_EXIT_PENDING, &priv->status))
  170. return;
  171. priv->qos_data.def_qos_parm.qos_flags = 0;
  172. if (priv->qos_data.qos_active)
  173. priv->qos_data.def_qos_parm.qos_flags |=
  174. QOS_PARAM_FLG_UPDATE_EDCA_MSK;
  175. if (priv->current_ht_config.is_ht)
  176. priv->qos_data.def_qos_parm.qos_flags |= QOS_PARAM_FLG_TGN_MSK;
  177. IWL_DEBUG_QOS(priv, "send QoS cmd with Qos active=%d FLAGS=0x%X\n",
  178. priv->qos_data.qos_active,
  179. priv->qos_data.def_qos_parm.qos_flags);
  180. iwl_send_cmd_pdu_async(priv, REPLY_QOS_PARAM,
  181. sizeof(struct iwl_qosparam_cmd),
  182. &priv->qos_data.def_qos_parm, NULL);
  183. }
  184. #define MAX_BIT_RATE_40_MHZ 150 /* Mbps */
  185. #define MAX_BIT_RATE_20_MHZ 72 /* Mbps */
  186. static void iwlcore_init_ht_hw_capab(const struct iwl_priv *priv,
  187. struct ieee80211_sta_ht_cap *ht_info,
  188. enum ieee80211_band band)
  189. {
  190. u16 max_bit_rate = 0;
  191. u8 rx_chains_num = priv->hw_params.rx_chains_num;
  192. u8 tx_chains_num = priv->hw_params.tx_chains_num;
  193. ht_info->cap = 0;
  194. memset(&ht_info->mcs, 0, sizeof(ht_info->mcs));
  195. ht_info->ht_supported = true;
  196. if (priv->cfg->ht_greenfield_support)
  197. ht_info->cap |= IEEE80211_HT_CAP_GRN_FLD;
  198. ht_info->cap |= IEEE80211_HT_CAP_SGI_20;
  199. max_bit_rate = MAX_BIT_RATE_20_MHZ;
  200. if (priv->hw_params.ht40_channel & BIT(band)) {
  201. ht_info->cap |= IEEE80211_HT_CAP_SUP_WIDTH_20_40;
  202. ht_info->cap |= IEEE80211_HT_CAP_SGI_40;
  203. ht_info->mcs.rx_mask[4] = 0x01;
  204. max_bit_rate = MAX_BIT_RATE_40_MHZ;
  205. }
  206. if (priv->cfg->mod_params->amsdu_size_8K)
  207. ht_info->cap |= IEEE80211_HT_CAP_MAX_AMSDU;
  208. ht_info->ampdu_factor = CFG_HT_RX_AMPDU_FACTOR_DEF;
  209. if (priv->cfg->ampdu_factor)
  210. ht_info->ampdu_factor = priv->cfg->ampdu_factor;
  211. ht_info->ampdu_density = CFG_HT_MPDU_DENSITY_DEF;
  212. if (priv->cfg->ampdu_density)
  213. ht_info->ampdu_density = priv->cfg->ampdu_density;
  214. ht_info->mcs.rx_mask[0] = 0xFF;
  215. if (rx_chains_num >= 2)
  216. ht_info->mcs.rx_mask[1] = 0xFF;
  217. if (rx_chains_num >= 3)
  218. ht_info->mcs.rx_mask[2] = 0xFF;
  219. /* Highest supported Rx data rate */
  220. max_bit_rate *= rx_chains_num;
  221. WARN_ON(max_bit_rate & ~IEEE80211_HT_MCS_RX_HIGHEST_MASK);
  222. ht_info->mcs.rx_highest = cpu_to_le16(max_bit_rate);
  223. /* Tx MCS capabilities */
  224. ht_info->mcs.tx_params = IEEE80211_HT_MCS_TX_DEFINED;
  225. if (tx_chains_num != rx_chains_num) {
  226. ht_info->mcs.tx_params |= IEEE80211_HT_MCS_TX_RX_DIFF;
  227. ht_info->mcs.tx_params |= ((tx_chains_num - 1) <<
  228. IEEE80211_HT_MCS_TX_MAX_STREAMS_SHIFT);
  229. }
  230. }
  231. /**
  232. * iwlcore_init_geos - Initialize mac80211's geo/channel info based from eeprom
  233. */
  234. int iwlcore_init_geos(struct iwl_priv *priv)
  235. {
  236. struct iwl_channel_info *ch;
  237. struct ieee80211_supported_band *sband;
  238. struct ieee80211_channel *channels;
  239. struct ieee80211_channel *geo_ch;
  240. struct ieee80211_rate *rates;
  241. int i = 0;
  242. if (priv->bands[IEEE80211_BAND_2GHZ].n_bitrates ||
  243. priv->bands[IEEE80211_BAND_5GHZ].n_bitrates) {
  244. IWL_DEBUG_INFO(priv, "Geography modes already initialized.\n");
  245. set_bit(STATUS_GEO_CONFIGURED, &priv->status);
  246. return 0;
  247. }
  248. channels = kzalloc(sizeof(struct ieee80211_channel) *
  249. priv->channel_count, GFP_KERNEL);
  250. if (!channels)
  251. return -ENOMEM;
  252. rates = kzalloc((sizeof(struct ieee80211_rate) * IWL_RATE_COUNT_LEGACY),
  253. GFP_KERNEL);
  254. if (!rates) {
  255. kfree(channels);
  256. return -ENOMEM;
  257. }
  258. /* 5.2GHz channels start after the 2.4GHz channels */
  259. sband = &priv->bands[IEEE80211_BAND_5GHZ];
  260. sband->channels = &channels[ARRAY_SIZE(iwl_eeprom_band_1)];
  261. /* just OFDM */
  262. sband->bitrates = &rates[IWL_FIRST_OFDM_RATE];
  263. sband->n_bitrates = IWL_RATE_COUNT_LEGACY - IWL_FIRST_OFDM_RATE;
  264. if (priv->cfg->sku & IWL_SKU_N)
  265. iwlcore_init_ht_hw_capab(priv, &sband->ht_cap,
  266. IEEE80211_BAND_5GHZ);
  267. sband = &priv->bands[IEEE80211_BAND_2GHZ];
  268. sband->channels = channels;
  269. /* OFDM & CCK */
  270. sband->bitrates = rates;
  271. sband->n_bitrates = IWL_RATE_COUNT_LEGACY;
  272. if (priv->cfg->sku & IWL_SKU_N)
  273. iwlcore_init_ht_hw_capab(priv, &sband->ht_cap,
  274. IEEE80211_BAND_2GHZ);
  275. priv->ieee_channels = channels;
  276. priv->ieee_rates = rates;
  277. for (i = 0; i < priv->channel_count; i++) {
  278. ch = &priv->channel_info[i];
  279. /* FIXME: might be removed if scan is OK */
  280. if (!is_channel_valid(ch))
  281. continue;
  282. if (is_channel_a_band(ch))
  283. sband = &priv->bands[IEEE80211_BAND_5GHZ];
  284. else
  285. sband = &priv->bands[IEEE80211_BAND_2GHZ];
  286. geo_ch = &sband->channels[sband->n_channels++];
  287. geo_ch->center_freq =
  288. ieee80211_channel_to_frequency(ch->channel);
  289. geo_ch->max_power = ch->max_power_avg;
  290. geo_ch->max_antenna_gain = 0xff;
  291. geo_ch->hw_value = ch->channel;
  292. if (is_channel_valid(ch)) {
  293. if (!(ch->flags & EEPROM_CHANNEL_IBSS))
  294. geo_ch->flags |= IEEE80211_CHAN_NO_IBSS;
  295. if (!(ch->flags & EEPROM_CHANNEL_ACTIVE))
  296. geo_ch->flags |= IEEE80211_CHAN_PASSIVE_SCAN;
  297. if (ch->flags & EEPROM_CHANNEL_RADAR)
  298. geo_ch->flags |= IEEE80211_CHAN_RADAR;
  299. geo_ch->flags |= ch->ht40_extension_channel;
  300. if (ch->max_power_avg > priv->tx_power_device_lmt)
  301. priv->tx_power_device_lmt = ch->max_power_avg;
  302. } else {
  303. geo_ch->flags |= IEEE80211_CHAN_DISABLED;
  304. }
  305. IWL_DEBUG_INFO(priv, "Channel %d Freq=%d[%sGHz] %s flag=0x%X\n",
  306. ch->channel, geo_ch->center_freq,
  307. is_channel_a_band(ch) ? "5.2" : "2.4",
  308. geo_ch->flags & IEEE80211_CHAN_DISABLED ?
  309. "restricted" : "valid",
  310. geo_ch->flags);
  311. }
  312. if ((priv->bands[IEEE80211_BAND_5GHZ].n_channels == 0) &&
  313. priv->cfg->sku & IWL_SKU_A) {
  314. IWL_INFO(priv, "Incorrectly detected BG card as ABG. "
  315. "Please send your PCI ID 0x%04X:0x%04X to maintainer.\n",
  316. priv->pci_dev->device,
  317. priv->pci_dev->subsystem_device);
  318. priv->cfg->sku &= ~IWL_SKU_A;
  319. }
  320. IWL_INFO(priv, "Tunable channels: %d 802.11bg, %d 802.11a channels\n",
  321. priv->bands[IEEE80211_BAND_2GHZ].n_channels,
  322. priv->bands[IEEE80211_BAND_5GHZ].n_channels);
  323. set_bit(STATUS_GEO_CONFIGURED, &priv->status);
  324. return 0;
  325. }
  326. EXPORT_SYMBOL(iwlcore_init_geos);
  327. /*
  328. * iwlcore_free_geos - undo allocations in iwlcore_init_geos
  329. */
  330. void iwlcore_free_geos(struct iwl_priv *priv)
  331. {
  332. kfree(priv->ieee_channels);
  333. kfree(priv->ieee_rates);
  334. clear_bit(STATUS_GEO_CONFIGURED, &priv->status);
  335. }
  336. EXPORT_SYMBOL(iwlcore_free_geos);
  337. /*
  338. * iwlcore_tx_cmd_protection: Set rts/cts. 3945 and 4965 only share this
  339. * function.
  340. */
  341. void iwlcore_tx_cmd_protection(struct iwl_priv *priv,
  342. struct ieee80211_tx_info *info,
  343. __le16 fc, __le32 *tx_flags)
  344. {
  345. if (info->control.rates[0].flags & IEEE80211_TX_RC_USE_RTS_CTS) {
  346. *tx_flags |= TX_CMD_FLG_RTS_MSK;
  347. *tx_flags &= ~TX_CMD_FLG_CTS_MSK;
  348. *tx_flags |= TX_CMD_FLG_FULL_TXOP_PROT_MSK;
  349. if (!ieee80211_is_mgmt(fc))
  350. return;
  351. switch (fc & cpu_to_le16(IEEE80211_FCTL_STYPE)) {
  352. case cpu_to_le16(IEEE80211_STYPE_AUTH):
  353. case cpu_to_le16(IEEE80211_STYPE_DEAUTH):
  354. case cpu_to_le16(IEEE80211_STYPE_ASSOC_REQ):
  355. case cpu_to_le16(IEEE80211_STYPE_REASSOC_REQ):
  356. *tx_flags &= ~TX_CMD_FLG_RTS_MSK;
  357. *tx_flags |= TX_CMD_FLG_CTS_MSK;
  358. break;
  359. }
  360. } else if (info->control.rates[0].flags & IEEE80211_TX_RC_USE_CTS_PROTECT) {
  361. *tx_flags &= ~TX_CMD_FLG_RTS_MSK;
  362. *tx_flags |= TX_CMD_FLG_CTS_MSK;
  363. *tx_flags |= TX_CMD_FLG_FULL_TXOP_PROT_MSK;
  364. }
  365. }
  366. EXPORT_SYMBOL(iwlcore_tx_cmd_protection);
  367. static bool is_single_rx_stream(struct iwl_priv *priv)
  368. {
  369. return priv->current_ht_config.smps == IEEE80211_SMPS_STATIC ||
  370. priv->current_ht_config.single_chain_sufficient;
  371. }
  372. static u8 iwl_is_channel_extension(struct iwl_priv *priv,
  373. enum ieee80211_band band,
  374. u16 channel, u8 extension_chan_offset)
  375. {
  376. const struct iwl_channel_info *ch_info;
  377. ch_info = iwl_get_channel_info(priv, band, channel);
  378. if (!is_channel_valid(ch_info))
  379. return 0;
  380. if (extension_chan_offset == IEEE80211_HT_PARAM_CHA_SEC_ABOVE)
  381. return !(ch_info->ht40_extension_channel &
  382. IEEE80211_CHAN_NO_HT40PLUS);
  383. else if (extension_chan_offset == IEEE80211_HT_PARAM_CHA_SEC_BELOW)
  384. return !(ch_info->ht40_extension_channel &
  385. IEEE80211_CHAN_NO_HT40MINUS);
  386. return 0;
  387. }
  388. u8 iwl_is_ht40_tx_allowed(struct iwl_priv *priv,
  389. struct ieee80211_sta_ht_cap *sta_ht_inf)
  390. {
  391. struct iwl_ht_config *ht_conf = &priv->current_ht_config;
  392. if (!ht_conf->is_ht || !ht_conf->is_40mhz)
  393. return 0;
  394. /* We do not check for IEEE80211_HT_CAP_SUP_WIDTH_20_40
  395. * the bit will not set if it is pure 40MHz case
  396. */
  397. if (sta_ht_inf) {
  398. if (!sta_ht_inf->ht_supported)
  399. return 0;
  400. }
  401. #ifdef CONFIG_IWLWIFI_DEBUGFS
  402. if (priv->disable_ht40)
  403. return 0;
  404. #endif
  405. return iwl_is_channel_extension(priv, priv->band,
  406. le16_to_cpu(priv->staging_rxon.channel),
  407. ht_conf->extension_chan_offset);
  408. }
  409. EXPORT_SYMBOL(iwl_is_ht40_tx_allowed);
  410. static u16 iwl_adjust_beacon_interval(u16 beacon_val, u16 max_beacon_val)
  411. {
  412. u16 new_val = 0;
  413. u16 beacon_factor = 0;
  414. beacon_factor = (beacon_val + max_beacon_val) / max_beacon_val;
  415. new_val = beacon_val / beacon_factor;
  416. if (!new_val)
  417. new_val = max_beacon_val;
  418. return new_val;
  419. }
  420. int iwl_send_rxon_timing(struct iwl_priv *priv, struct ieee80211_vif *vif)
  421. {
  422. u64 tsf;
  423. s32 interval_tm, rem;
  424. struct ieee80211_conf *conf = NULL;
  425. u16 beacon_int;
  426. conf = ieee80211_get_hw_conf(priv->hw);
  427. lockdep_assert_held(&priv->mutex);
  428. memset(&priv->rxon_timing, 0, sizeof(struct iwl_rxon_time_cmd));
  429. priv->rxon_timing.timestamp = cpu_to_le64(priv->timestamp);
  430. priv->rxon_timing.listen_interval = cpu_to_le16(conf->listen_interval);
  431. beacon_int = vif->bss_conf.beacon_int;
  432. if (vif->type == NL80211_IFTYPE_ADHOC) {
  433. /* TODO: we need to get atim_window from upper stack
  434. * for now we set to 0 */
  435. priv->rxon_timing.atim_window = 0;
  436. } else {
  437. priv->rxon_timing.atim_window = 0;
  438. }
  439. beacon_int = iwl_adjust_beacon_interval(beacon_int,
  440. priv->hw_params.max_beacon_itrvl * TIME_UNIT);
  441. priv->rxon_timing.beacon_interval = cpu_to_le16(beacon_int);
  442. tsf = priv->timestamp; /* tsf is modifed by do_div: copy it */
  443. interval_tm = beacon_int * TIME_UNIT;
  444. rem = do_div(tsf, interval_tm);
  445. priv->rxon_timing.beacon_init_val = cpu_to_le32(interval_tm - rem);
  446. IWL_DEBUG_ASSOC(priv,
  447. "beacon interval %d beacon timer %d beacon tim %d\n",
  448. le16_to_cpu(priv->rxon_timing.beacon_interval),
  449. le32_to_cpu(priv->rxon_timing.beacon_init_val),
  450. le16_to_cpu(priv->rxon_timing.atim_window));
  451. return iwl_send_cmd_pdu(priv, REPLY_RXON_TIMING,
  452. sizeof(priv->rxon_timing), &priv->rxon_timing);
  453. }
  454. EXPORT_SYMBOL(iwl_send_rxon_timing);
  455. void iwl_set_rxon_hwcrypto(struct iwl_priv *priv, int hw_decrypt)
  456. {
  457. struct iwl_rxon_cmd *rxon = &priv->staging_rxon;
  458. if (hw_decrypt)
  459. rxon->filter_flags &= ~RXON_FILTER_DIS_DECRYPT_MSK;
  460. else
  461. rxon->filter_flags |= RXON_FILTER_DIS_DECRYPT_MSK;
  462. }
  463. EXPORT_SYMBOL(iwl_set_rxon_hwcrypto);
  464. /**
  465. * iwl_check_rxon_cmd - validate RXON structure is valid
  466. *
  467. * NOTE: This is really only useful during development and can eventually
  468. * be #ifdef'd out once the driver is stable and folks aren't actively
  469. * making changes
  470. */
  471. int iwl_check_rxon_cmd(struct iwl_priv *priv)
  472. {
  473. int error = 0;
  474. int counter = 1;
  475. struct iwl_rxon_cmd *rxon = &priv->staging_rxon;
  476. if (rxon->flags & RXON_FLG_BAND_24G_MSK) {
  477. error |= le32_to_cpu(rxon->flags &
  478. (RXON_FLG_TGJ_NARROW_BAND_MSK |
  479. RXON_FLG_RADAR_DETECT_MSK));
  480. if (error)
  481. IWL_WARN(priv, "check 24G fields %d | %d\n",
  482. counter++, error);
  483. } else {
  484. error |= (rxon->flags & RXON_FLG_SHORT_SLOT_MSK) ?
  485. 0 : le32_to_cpu(RXON_FLG_SHORT_SLOT_MSK);
  486. if (error)
  487. IWL_WARN(priv, "check 52 fields %d | %d\n",
  488. counter++, error);
  489. error |= le32_to_cpu(rxon->flags & RXON_FLG_CCK_MSK);
  490. if (error)
  491. IWL_WARN(priv, "check 52 CCK %d | %d\n",
  492. counter++, error);
  493. }
  494. error |= (rxon->node_addr[0] | rxon->bssid_addr[0]) & 0x1;
  495. if (error)
  496. IWL_WARN(priv, "check mac addr %d | %d\n", counter++, error);
  497. /* make sure basic rates 6Mbps and 1Mbps are supported */
  498. error |= (((rxon->ofdm_basic_rates & IWL_RATE_6M_MASK) == 0) &&
  499. ((rxon->cck_basic_rates & IWL_RATE_1M_MASK) == 0));
  500. if (error)
  501. IWL_WARN(priv, "check basic rate %d | %d\n", counter++, error);
  502. error |= (le16_to_cpu(rxon->assoc_id) > 2007);
  503. if (error)
  504. IWL_WARN(priv, "check assoc id %d | %d\n", counter++, error);
  505. error |= ((rxon->flags & (RXON_FLG_CCK_MSK | RXON_FLG_SHORT_SLOT_MSK))
  506. == (RXON_FLG_CCK_MSK | RXON_FLG_SHORT_SLOT_MSK));
  507. if (error)
  508. IWL_WARN(priv, "check CCK and short slot %d | %d\n",
  509. counter++, error);
  510. error |= ((rxon->flags & (RXON_FLG_CCK_MSK | RXON_FLG_AUTO_DETECT_MSK))
  511. == (RXON_FLG_CCK_MSK | RXON_FLG_AUTO_DETECT_MSK));
  512. if (error)
  513. IWL_WARN(priv, "check CCK & auto detect %d | %d\n",
  514. counter++, error);
  515. error |= ((rxon->flags & (RXON_FLG_AUTO_DETECT_MSK |
  516. RXON_FLG_TGG_PROTECT_MSK)) == RXON_FLG_TGG_PROTECT_MSK);
  517. if (error)
  518. IWL_WARN(priv, "check TGG and auto detect %d | %d\n",
  519. counter++, error);
  520. if (error)
  521. IWL_WARN(priv, "Tuning to channel %d\n",
  522. le16_to_cpu(rxon->channel));
  523. if (error) {
  524. IWL_ERR(priv, "Not a valid iwl_rxon_assoc_cmd field values\n");
  525. return -1;
  526. }
  527. return 0;
  528. }
  529. EXPORT_SYMBOL(iwl_check_rxon_cmd);
  530. /**
  531. * iwl_full_rxon_required - check if full RXON (vs RXON_ASSOC) cmd is needed
  532. * @priv: staging_rxon is compared to active_rxon
  533. *
  534. * If the RXON structure is changing enough to require a new tune,
  535. * or is clearing the RXON_FILTER_ASSOC_MSK, then return 1 to indicate that
  536. * a new tune (full RXON command, rather than RXON_ASSOC cmd) is required.
  537. */
  538. int iwl_full_rxon_required(struct iwl_priv *priv)
  539. {
  540. /* These items are only settable from the full RXON command */
  541. if (!(iwl_is_associated(priv)) ||
  542. compare_ether_addr(priv->staging_rxon.bssid_addr,
  543. priv->active_rxon.bssid_addr) ||
  544. compare_ether_addr(priv->staging_rxon.node_addr,
  545. priv->active_rxon.node_addr) ||
  546. compare_ether_addr(priv->staging_rxon.wlap_bssid_addr,
  547. priv->active_rxon.wlap_bssid_addr) ||
  548. (priv->staging_rxon.dev_type != priv->active_rxon.dev_type) ||
  549. (priv->staging_rxon.channel != priv->active_rxon.channel) ||
  550. (priv->staging_rxon.air_propagation !=
  551. priv->active_rxon.air_propagation) ||
  552. (priv->staging_rxon.ofdm_ht_single_stream_basic_rates !=
  553. priv->active_rxon.ofdm_ht_single_stream_basic_rates) ||
  554. (priv->staging_rxon.ofdm_ht_dual_stream_basic_rates !=
  555. priv->active_rxon.ofdm_ht_dual_stream_basic_rates) ||
  556. (priv->staging_rxon.ofdm_ht_triple_stream_basic_rates !=
  557. priv->active_rxon.ofdm_ht_triple_stream_basic_rates) ||
  558. (priv->staging_rxon.assoc_id != priv->active_rxon.assoc_id))
  559. return 1;
  560. /* flags, filter_flags, ofdm_basic_rates, and cck_basic_rates can
  561. * be updated with the RXON_ASSOC command -- however only some
  562. * flag transitions are allowed using RXON_ASSOC */
  563. /* Check if we are not switching bands */
  564. if ((priv->staging_rxon.flags & RXON_FLG_BAND_24G_MSK) !=
  565. (priv->active_rxon.flags & RXON_FLG_BAND_24G_MSK))
  566. return 1;
  567. /* Check if we are switching association toggle */
  568. if ((priv->staging_rxon.filter_flags & RXON_FILTER_ASSOC_MSK) !=
  569. (priv->active_rxon.filter_flags & RXON_FILTER_ASSOC_MSK))
  570. return 1;
  571. return 0;
  572. }
  573. EXPORT_SYMBOL(iwl_full_rxon_required);
  574. u8 iwl_rate_get_lowest_plcp(struct iwl_priv *priv)
  575. {
  576. /*
  577. * Assign the lowest rate -- should really get this from
  578. * the beacon skb from mac80211.
  579. */
  580. if (priv->staging_rxon.flags & RXON_FLG_BAND_24G_MSK)
  581. return IWL_RATE_1M_PLCP;
  582. else
  583. return IWL_RATE_6M_PLCP;
  584. }
  585. EXPORT_SYMBOL(iwl_rate_get_lowest_plcp);
  586. void iwl_set_rxon_ht(struct iwl_priv *priv, struct iwl_ht_config *ht_conf)
  587. {
  588. struct iwl_rxon_cmd *rxon = &priv->staging_rxon;
  589. if (!ht_conf->is_ht) {
  590. rxon->flags &= ~(RXON_FLG_CHANNEL_MODE_MSK |
  591. RXON_FLG_CTRL_CHANNEL_LOC_HI_MSK |
  592. RXON_FLG_HT40_PROT_MSK |
  593. RXON_FLG_HT_PROT_MSK);
  594. return;
  595. }
  596. /* FIXME: if the definition of ht_protection changed, the "translation"
  597. * will be needed for rxon->flags
  598. */
  599. rxon->flags |= cpu_to_le32(ht_conf->ht_protection << RXON_FLG_HT_OPERATING_MODE_POS);
  600. /* Set up channel bandwidth:
  601. * 20 MHz only, 20/40 mixed or pure 40 if ht40 ok */
  602. /* clear the HT channel mode before set the mode */
  603. rxon->flags &= ~(RXON_FLG_CHANNEL_MODE_MSK |
  604. RXON_FLG_CTRL_CHANNEL_LOC_HI_MSK);
  605. if (iwl_is_ht40_tx_allowed(priv, NULL)) {
  606. /* pure ht40 */
  607. if (ht_conf->ht_protection == IEEE80211_HT_OP_MODE_PROTECTION_20MHZ) {
  608. rxon->flags |= RXON_FLG_CHANNEL_MODE_PURE_40;
  609. /* Note: control channel is opposite of extension channel */
  610. switch (ht_conf->extension_chan_offset) {
  611. case IEEE80211_HT_PARAM_CHA_SEC_ABOVE:
  612. rxon->flags &= ~RXON_FLG_CTRL_CHANNEL_LOC_HI_MSK;
  613. break;
  614. case IEEE80211_HT_PARAM_CHA_SEC_BELOW:
  615. rxon->flags |= RXON_FLG_CTRL_CHANNEL_LOC_HI_MSK;
  616. break;
  617. }
  618. } else {
  619. /* Note: control channel is opposite of extension channel */
  620. switch (ht_conf->extension_chan_offset) {
  621. case IEEE80211_HT_PARAM_CHA_SEC_ABOVE:
  622. rxon->flags &= ~(RXON_FLG_CTRL_CHANNEL_LOC_HI_MSK);
  623. rxon->flags |= RXON_FLG_CHANNEL_MODE_MIXED;
  624. break;
  625. case IEEE80211_HT_PARAM_CHA_SEC_BELOW:
  626. rxon->flags |= RXON_FLG_CTRL_CHANNEL_LOC_HI_MSK;
  627. rxon->flags |= RXON_FLG_CHANNEL_MODE_MIXED;
  628. break;
  629. case IEEE80211_HT_PARAM_CHA_SEC_NONE:
  630. default:
  631. /* channel location only valid if in Mixed mode */
  632. IWL_ERR(priv, "invalid extension channel offset\n");
  633. break;
  634. }
  635. }
  636. } else {
  637. rxon->flags |= RXON_FLG_CHANNEL_MODE_LEGACY;
  638. }
  639. if (priv->cfg->ops->hcmd->set_rxon_chain)
  640. priv->cfg->ops->hcmd->set_rxon_chain(priv);
  641. IWL_DEBUG_ASSOC(priv, "rxon flags 0x%X operation mode :0x%X "
  642. "extension channel offset 0x%x\n",
  643. le32_to_cpu(rxon->flags), ht_conf->ht_protection,
  644. ht_conf->extension_chan_offset);
  645. }
  646. EXPORT_SYMBOL(iwl_set_rxon_ht);
  647. #define IWL_NUM_RX_CHAINS_MULTIPLE 3
  648. #define IWL_NUM_RX_CHAINS_SINGLE 2
  649. #define IWL_NUM_IDLE_CHAINS_DUAL 2
  650. #define IWL_NUM_IDLE_CHAINS_SINGLE 1
  651. /*
  652. * Determine how many receiver/antenna chains to use.
  653. *
  654. * More provides better reception via diversity. Fewer saves power
  655. * at the expense of throughput, but only when not in powersave to
  656. * start with.
  657. *
  658. * MIMO (dual stream) requires at least 2, but works better with 3.
  659. * This does not determine *which* chains to use, just how many.
  660. */
  661. static int iwl_get_active_rx_chain_count(struct iwl_priv *priv)
  662. {
  663. /* # of Rx chains to use when expecting MIMO. */
  664. if (is_single_rx_stream(priv))
  665. return IWL_NUM_RX_CHAINS_SINGLE;
  666. else
  667. return IWL_NUM_RX_CHAINS_MULTIPLE;
  668. }
  669. /*
  670. * When we are in power saving mode, unless device support spatial
  671. * multiplexing power save, use the active count for rx chain count.
  672. */
  673. static int iwl_get_idle_rx_chain_count(struct iwl_priv *priv, int active_cnt)
  674. {
  675. /* # Rx chains when idling, depending on SMPS mode */
  676. switch (priv->current_ht_config.smps) {
  677. case IEEE80211_SMPS_STATIC:
  678. case IEEE80211_SMPS_DYNAMIC:
  679. return IWL_NUM_IDLE_CHAINS_SINGLE;
  680. case IEEE80211_SMPS_OFF:
  681. return active_cnt;
  682. default:
  683. WARN(1, "invalid SMPS mode %d",
  684. priv->current_ht_config.smps);
  685. return active_cnt;
  686. }
  687. }
  688. /* up to 4 chains */
  689. static u8 iwl_count_chain_bitmap(u32 chain_bitmap)
  690. {
  691. u8 res;
  692. res = (chain_bitmap & BIT(0)) >> 0;
  693. res += (chain_bitmap & BIT(1)) >> 1;
  694. res += (chain_bitmap & BIT(2)) >> 2;
  695. res += (chain_bitmap & BIT(3)) >> 3;
  696. return res;
  697. }
  698. /**
  699. * iwl_set_rxon_chain - Set up Rx chain usage in "staging" RXON image
  700. *
  701. * Selects how many and which Rx receivers/antennas/chains to use.
  702. * This should not be used for scan command ... it puts data in wrong place.
  703. */
  704. void iwl_set_rxon_chain(struct iwl_priv *priv)
  705. {
  706. bool is_single = is_single_rx_stream(priv);
  707. bool is_cam = !test_bit(STATUS_POWER_PMI, &priv->status);
  708. u8 idle_rx_cnt, active_rx_cnt, valid_rx_cnt;
  709. u32 active_chains;
  710. u16 rx_chain;
  711. /* Tell uCode which antennas are actually connected.
  712. * Before first association, we assume all antennas are connected.
  713. * Just after first association, iwl_chain_noise_calibration()
  714. * checks which antennas actually *are* connected. */
  715. if (priv->chain_noise_data.active_chains)
  716. active_chains = priv->chain_noise_data.active_chains;
  717. else
  718. active_chains = priv->hw_params.valid_rx_ant;
  719. rx_chain = active_chains << RXON_RX_CHAIN_VALID_POS;
  720. /* How many receivers should we use? */
  721. active_rx_cnt = iwl_get_active_rx_chain_count(priv);
  722. idle_rx_cnt = iwl_get_idle_rx_chain_count(priv, active_rx_cnt);
  723. /* correct rx chain count according hw settings
  724. * and chain noise calibration
  725. */
  726. valid_rx_cnt = iwl_count_chain_bitmap(active_chains);
  727. if (valid_rx_cnt < active_rx_cnt)
  728. active_rx_cnt = valid_rx_cnt;
  729. if (valid_rx_cnt < idle_rx_cnt)
  730. idle_rx_cnt = valid_rx_cnt;
  731. rx_chain |= active_rx_cnt << RXON_RX_CHAIN_MIMO_CNT_POS;
  732. rx_chain |= idle_rx_cnt << RXON_RX_CHAIN_CNT_POS;
  733. priv->staging_rxon.rx_chain = cpu_to_le16(rx_chain);
  734. if (!is_single && (active_rx_cnt >= IWL_NUM_RX_CHAINS_SINGLE) && is_cam)
  735. priv->staging_rxon.rx_chain |= RXON_RX_CHAIN_MIMO_FORCE_MSK;
  736. else
  737. priv->staging_rxon.rx_chain &= ~RXON_RX_CHAIN_MIMO_FORCE_MSK;
  738. IWL_DEBUG_ASSOC(priv, "rx_chain=0x%X active=%d idle=%d\n",
  739. priv->staging_rxon.rx_chain,
  740. active_rx_cnt, idle_rx_cnt);
  741. WARN_ON(active_rx_cnt == 0 || idle_rx_cnt == 0 ||
  742. active_rx_cnt < idle_rx_cnt);
  743. }
  744. EXPORT_SYMBOL(iwl_set_rxon_chain);
  745. /* Return valid channel */
  746. u8 iwl_get_single_channel_number(struct iwl_priv *priv,
  747. enum ieee80211_band band)
  748. {
  749. const struct iwl_channel_info *ch_info;
  750. int i;
  751. u8 channel = 0;
  752. /* only scan single channel, good enough to reset the RF */
  753. /* pick the first valid not in-use channel */
  754. if (band == IEEE80211_BAND_5GHZ) {
  755. for (i = 14; i < priv->channel_count; i++) {
  756. if (priv->channel_info[i].channel !=
  757. le16_to_cpu(priv->staging_rxon.channel)) {
  758. channel = priv->channel_info[i].channel;
  759. ch_info = iwl_get_channel_info(priv,
  760. band, channel);
  761. if (is_channel_valid(ch_info))
  762. break;
  763. }
  764. }
  765. } else {
  766. for (i = 0; i < 14; i++) {
  767. if (priv->channel_info[i].channel !=
  768. le16_to_cpu(priv->staging_rxon.channel)) {
  769. channel =
  770. priv->channel_info[i].channel;
  771. ch_info = iwl_get_channel_info(priv,
  772. band, channel);
  773. if (is_channel_valid(ch_info))
  774. break;
  775. }
  776. }
  777. }
  778. return channel;
  779. }
  780. EXPORT_SYMBOL(iwl_get_single_channel_number);
  781. /**
  782. * iwl_set_rxon_channel - Set the band and channel values in staging RXON
  783. * @ch: requested channel as a pointer to struct ieee80211_channel
  784. * In addition to setting the staging RXON, priv->band is also set.
  785. *
  786. * NOTE: Does not commit to the hardware; it sets appropriate bit fields
  787. * in the staging RXON flag structure based on the ch->band
  788. */
  789. int iwl_set_rxon_channel(struct iwl_priv *priv, struct ieee80211_channel *ch)
  790. {
  791. enum ieee80211_band band = ch->band;
  792. u16 channel = ch->hw_value;
  793. if ((le16_to_cpu(priv->staging_rxon.channel) == channel) &&
  794. (priv->band == band))
  795. return 0;
  796. priv->staging_rxon.channel = cpu_to_le16(channel);
  797. if (band == IEEE80211_BAND_5GHZ)
  798. priv->staging_rxon.flags &= ~RXON_FLG_BAND_24G_MSK;
  799. else
  800. priv->staging_rxon.flags |= RXON_FLG_BAND_24G_MSK;
  801. priv->band = band;
  802. IWL_DEBUG_INFO(priv, "Staging channel set to %d [%d]\n", channel, band);
  803. return 0;
  804. }
  805. EXPORT_SYMBOL(iwl_set_rxon_channel);
  806. void iwl_set_flags_for_band(struct iwl_priv *priv,
  807. enum ieee80211_band band,
  808. struct ieee80211_vif *vif)
  809. {
  810. if (band == IEEE80211_BAND_5GHZ) {
  811. priv->staging_rxon.flags &=
  812. ~(RXON_FLG_BAND_24G_MSK | RXON_FLG_AUTO_DETECT_MSK
  813. | RXON_FLG_CCK_MSK);
  814. priv->staging_rxon.flags |= RXON_FLG_SHORT_SLOT_MSK;
  815. } else {
  816. /* Copied from iwl_post_associate() */
  817. if (vif && vif->bss_conf.use_short_slot)
  818. priv->staging_rxon.flags |= RXON_FLG_SHORT_SLOT_MSK;
  819. else
  820. priv->staging_rxon.flags &= ~RXON_FLG_SHORT_SLOT_MSK;
  821. priv->staging_rxon.flags |= RXON_FLG_BAND_24G_MSK;
  822. priv->staging_rxon.flags |= RXON_FLG_AUTO_DETECT_MSK;
  823. priv->staging_rxon.flags &= ~RXON_FLG_CCK_MSK;
  824. }
  825. }
  826. EXPORT_SYMBOL(iwl_set_flags_for_band);
  827. /*
  828. * initialize rxon structure with default values from eeprom
  829. */
  830. void iwl_connection_init_rx_config(struct iwl_priv *priv,
  831. struct ieee80211_vif *vif)
  832. {
  833. const struct iwl_channel_info *ch_info;
  834. enum nl80211_iftype type = NL80211_IFTYPE_STATION;
  835. if (vif)
  836. type = vif->type;
  837. memset(&priv->staging_rxon, 0, sizeof(priv->staging_rxon));
  838. switch (type) {
  839. case NL80211_IFTYPE_AP:
  840. priv->staging_rxon.dev_type = RXON_DEV_TYPE_AP;
  841. break;
  842. case NL80211_IFTYPE_STATION:
  843. priv->staging_rxon.dev_type = RXON_DEV_TYPE_ESS;
  844. priv->staging_rxon.filter_flags = RXON_FILTER_ACCEPT_GRP_MSK;
  845. break;
  846. case NL80211_IFTYPE_ADHOC:
  847. priv->staging_rxon.dev_type = RXON_DEV_TYPE_IBSS;
  848. priv->staging_rxon.flags = RXON_FLG_SHORT_PREAMBLE_MSK;
  849. priv->staging_rxon.filter_flags = RXON_FILTER_BCON_AWARE_MSK |
  850. RXON_FILTER_ACCEPT_GRP_MSK;
  851. break;
  852. default:
  853. IWL_ERR(priv, "Unsupported interface type %d\n", type);
  854. break;
  855. }
  856. #if 0
  857. /* TODO: Figure out when short_preamble would be set and cache from
  858. * that */
  859. if (!hw_to_local(priv->hw)->short_preamble)
  860. priv->staging_rxon.flags &= ~RXON_FLG_SHORT_PREAMBLE_MSK;
  861. else
  862. priv->staging_rxon.flags |= RXON_FLG_SHORT_PREAMBLE_MSK;
  863. #endif
  864. ch_info = iwl_get_channel_info(priv, priv->band,
  865. le16_to_cpu(priv->active_rxon.channel));
  866. if (!ch_info)
  867. ch_info = &priv->channel_info[0];
  868. priv->staging_rxon.channel = cpu_to_le16(ch_info->channel);
  869. priv->band = ch_info->band;
  870. iwl_set_flags_for_band(priv, priv->band, vif);
  871. priv->staging_rxon.ofdm_basic_rates =
  872. (IWL_OFDM_RATES_MASK >> IWL_FIRST_OFDM_RATE) & 0xFF;
  873. priv->staging_rxon.cck_basic_rates =
  874. (IWL_CCK_RATES_MASK >> IWL_FIRST_CCK_RATE) & 0xF;
  875. /* clear both MIX and PURE40 mode flag */
  876. priv->staging_rxon.flags &= ~(RXON_FLG_CHANNEL_MODE_MIXED |
  877. RXON_FLG_CHANNEL_MODE_PURE_40);
  878. if (vif)
  879. memcpy(priv->staging_rxon.node_addr, vif->addr, ETH_ALEN);
  880. priv->staging_rxon.ofdm_ht_single_stream_basic_rates = 0xff;
  881. priv->staging_rxon.ofdm_ht_dual_stream_basic_rates = 0xff;
  882. priv->staging_rxon.ofdm_ht_triple_stream_basic_rates = 0xff;
  883. }
  884. EXPORT_SYMBOL(iwl_connection_init_rx_config);
  885. void iwl_set_rate(struct iwl_priv *priv)
  886. {
  887. const struct ieee80211_supported_band *hw = NULL;
  888. struct ieee80211_rate *rate;
  889. int i;
  890. hw = iwl_get_hw_mode(priv, priv->band);
  891. if (!hw) {
  892. IWL_ERR(priv, "Failed to set rate: unable to get hw mode\n");
  893. return;
  894. }
  895. priv->active_rate = 0;
  896. for (i = 0; i < hw->n_bitrates; i++) {
  897. rate = &(hw->bitrates[i]);
  898. if (rate->hw_value < IWL_RATE_COUNT_LEGACY)
  899. priv->active_rate |= (1 << rate->hw_value);
  900. }
  901. IWL_DEBUG_RATE(priv, "Set active_rate = %0x\n", priv->active_rate);
  902. priv->staging_rxon.cck_basic_rates =
  903. (IWL_CCK_BASIC_RATES_MASK >> IWL_FIRST_CCK_RATE) & 0xF;
  904. priv->staging_rxon.ofdm_basic_rates =
  905. (IWL_OFDM_BASIC_RATES_MASK >> IWL_FIRST_OFDM_RATE) & 0xFF;
  906. }
  907. EXPORT_SYMBOL(iwl_set_rate);
  908. void iwl_chswitch_done(struct iwl_priv *priv, bool is_success)
  909. {
  910. if (test_bit(STATUS_EXIT_PENDING, &priv->status))
  911. return;
  912. if (priv->switch_rxon.switch_in_progress) {
  913. ieee80211_chswitch_done(priv->vif, is_success);
  914. mutex_lock(&priv->mutex);
  915. priv->switch_rxon.switch_in_progress = false;
  916. mutex_unlock(&priv->mutex);
  917. }
  918. }
  919. EXPORT_SYMBOL(iwl_chswitch_done);
  920. void iwl_rx_csa(struct iwl_priv *priv, struct iwl_rx_mem_buffer *rxb)
  921. {
  922. struct iwl_rx_packet *pkt = rxb_addr(rxb);
  923. struct iwl_rxon_cmd *rxon = (void *)&priv->active_rxon;
  924. struct iwl_csa_notification *csa = &(pkt->u.csa_notif);
  925. if (priv->switch_rxon.switch_in_progress) {
  926. if (!le32_to_cpu(csa->status) &&
  927. (csa->channel == priv->switch_rxon.channel)) {
  928. rxon->channel = csa->channel;
  929. priv->staging_rxon.channel = csa->channel;
  930. IWL_DEBUG_11H(priv, "CSA notif: channel %d\n",
  931. le16_to_cpu(csa->channel));
  932. iwl_chswitch_done(priv, true);
  933. } else {
  934. IWL_ERR(priv, "CSA notif (fail) : channel %d\n",
  935. le16_to_cpu(csa->channel));
  936. iwl_chswitch_done(priv, false);
  937. }
  938. }
  939. }
  940. EXPORT_SYMBOL(iwl_rx_csa);
  941. #ifdef CONFIG_IWLWIFI_DEBUG
  942. void iwl_print_rx_config_cmd(struct iwl_priv *priv)
  943. {
  944. struct iwl_rxon_cmd *rxon = &priv->staging_rxon;
  945. IWL_DEBUG_RADIO(priv, "RX CONFIG:\n");
  946. iwl_print_hex_dump(priv, IWL_DL_RADIO, (u8 *) rxon, sizeof(*rxon));
  947. IWL_DEBUG_RADIO(priv, "u16 channel: 0x%x\n", le16_to_cpu(rxon->channel));
  948. IWL_DEBUG_RADIO(priv, "u32 flags: 0x%08X\n", le32_to_cpu(rxon->flags));
  949. IWL_DEBUG_RADIO(priv, "u32 filter_flags: 0x%08x\n",
  950. le32_to_cpu(rxon->filter_flags));
  951. IWL_DEBUG_RADIO(priv, "u8 dev_type: 0x%x\n", rxon->dev_type);
  952. IWL_DEBUG_RADIO(priv, "u8 ofdm_basic_rates: 0x%02x\n",
  953. rxon->ofdm_basic_rates);
  954. IWL_DEBUG_RADIO(priv, "u8 cck_basic_rates: 0x%02x\n", rxon->cck_basic_rates);
  955. IWL_DEBUG_RADIO(priv, "u8[6] node_addr: %pM\n", rxon->node_addr);
  956. IWL_DEBUG_RADIO(priv, "u8[6] bssid_addr: %pM\n", rxon->bssid_addr);
  957. IWL_DEBUG_RADIO(priv, "u16 assoc_id: 0x%x\n", le16_to_cpu(rxon->assoc_id));
  958. }
  959. EXPORT_SYMBOL(iwl_print_rx_config_cmd);
  960. #endif
  961. /**
  962. * iwl_irq_handle_error - called for HW or SW error interrupt from card
  963. */
  964. void iwl_irq_handle_error(struct iwl_priv *priv)
  965. {
  966. /* Set the FW error flag -- cleared on iwl_down */
  967. set_bit(STATUS_FW_ERROR, &priv->status);
  968. /* Cancel currently queued command. */
  969. clear_bit(STATUS_HCMD_ACTIVE, &priv->status);
  970. IWL_ERR(priv, "Loaded firmware version: %s\n",
  971. priv->hw->wiphy->fw_version);
  972. priv->cfg->ops->lib->dump_nic_error_log(priv);
  973. if (priv->cfg->ops->lib->dump_csr)
  974. priv->cfg->ops->lib->dump_csr(priv);
  975. if (priv->cfg->ops->lib->dump_fh)
  976. priv->cfg->ops->lib->dump_fh(priv, NULL, false);
  977. priv->cfg->ops->lib->dump_nic_event_log(priv, false, NULL, false);
  978. #ifdef CONFIG_IWLWIFI_DEBUG
  979. if (iwl_get_debug_level(priv) & IWL_DL_FW_ERRORS)
  980. iwl_print_rx_config_cmd(priv);
  981. #endif
  982. wake_up_interruptible(&priv->wait_command_queue);
  983. /* Keep the restart process from trying to send host
  984. * commands by clearing the INIT status bit */
  985. clear_bit(STATUS_READY, &priv->status);
  986. if (!test_bit(STATUS_EXIT_PENDING, &priv->status)) {
  987. IWL_DEBUG(priv, IWL_DL_FW_ERRORS,
  988. "Restarting adapter due to uCode error.\n");
  989. if (priv->cfg->mod_params->restart_fw)
  990. queue_work(priv->workqueue, &priv->restart);
  991. }
  992. }
  993. EXPORT_SYMBOL(iwl_irq_handle_error);
  994. static int iwl_apm_stop_master(struct iwl_priv *priv)
  995. {
  996. int ret = 0;
  997. /* stop device's busmaster DMA activity */
  998. iwl_set_bit(priv, CSR_RESET, CSR_RESET_REG_FLAG_STOP_MASTER);
  999. ret = iwl_poll_bit(priv, CSR_RESET, CSR_RESET_REG_FLAG_MASTER_DISABLED,
  1000. CSR_RESET_REG_FLAG_MASTER_DISABLED, 100);
  1001. if (ret)
  1002. IWL_WARN(priv, "Master Disable Timed Out, 100 usec\n");
  1003. IWL_DEBUG_INFO(priv, "stop master\n");
  1004. return ret;
  1005. }
  1006. void iwl_apm_stop(struct iwl_priv *priv)
  1007. {
  1008. IWL_DEBUG_INFO(priv, "Stop card, put in low power state\n");
  1009. /* Stop device's DMA activity */
  1010. iwl_apm_stop_master(priv);
  1011. /* Reset the entire device */
  1012. iwl_set_bit(priv, CSR_RESET, CSR_RESET_REG_FLAG_SW_RESET);
  1013. udelay(10);
  1014. /*
  1015. * Clear "initialization complete" bit to move adapter from
  1016. * D0A* (powered-up Active) --> D0U* (Uninitialized) state.
  1017. */
  1018. iwl_clear_bit(priv, CSR_GP_CNTRL, CSR_GP_CNTRL_REG_FLAG_INIT_DONE);
  1019. }
  1020. EXPORT_SYMBOL(iwl_apm_stop);
  1021. /*
  1022. * Start up NIC's basic functionality after it has been reset
  1023. * (e.g. after platform boot, or shutdown via iwl_apm_stop())
  1024. * NOTE: This does not load uCode nor start the embedded processor
  1025. */
  1026. int iwl_apm_init(struct iwl_priv *priv)
  1027. {
  1028. int ret = 0;
  1029. u16 lctl;
  1030. IWL_DEBUG_INFO(priv, "Init card's basic functions\n");
  1031. /*
  1032. * Use "set_bit" below rather than "write", to preserve any hardware
  1033. * bits already set by default after reset.
  1034. */
  1035. /* Disable L0S exit timer (platform NMI Work/Around) */
  1036. iwl_set_bit(priv, CSR_GIO_CHICKEN_BITS,
  1037. CSR_GIO_CHICKEN_BITS_REG_BIT_DIS_L0S_EXIT_TIMER);
  1038. /*
  1039. * Disable L0s without affecting L1;
  1040. * don't wait for ICH L0s (ICH bug W/A)
  1041. */
  1042. iwl_set_bit(priv, CSR_GIO_CHICKEN_BITS,
  1043. CSR_GIO_CHICKEN_BITS_REG_BIT_L1A_NO_L0S_RX);
  1044. /* Set FH wait threshold to maximum (HW error during stress W/A) */
  1045. iwl_set_bit(priv, CSR_DBG_HPET_MEM_REG, CSR_DBG_HPET_MEM_REG_VAL);
  1046. /*
  1047. * Enable HAP INTA (interrupt from management bus) to
  1048. * wake device's PCI Express link L1a -> L0s
  1049. * NOTE: This is no-op for 3945 (non-existant bit)
  1050. */
  1051. iwl_set_bit(priv, CSR_HW_IF_CONFIG_REG,
  1052. CSR_HW_IF_CONFIG_REG_BIT_HAP_WAKE_L1A);
  1053. /*
  1054. * HW bug W/A for instability in PCIe bus L0->L0S->L1 transition.
  1055. * Check if BIOS (or OS) enabled L1-ASPM on this device.
  1056. * If so (likely), disable L0S, so device moves directly L0->L1;
  1057. * costs negligible amount of power savings.
  1058. * If not (unlikely), enable L0S, so there is at least some
  1059. * power savings, even without L1.
  1060. */
  1061. if (priv->cfg->set_l0s) {
  1062. lctl = iwl_pcie_link_ctl(priv);
  1063. if ((lctl & PCI_CFG_LINK_CTRL_VAL_L1_EN) ==
  1064. PCI_CFG_LINK_CTRL_VAL_L1_EN) {
  1065. /* L1-ASPM enabled; disable(!) L0S */
  1066. iwl_set_bit(priv, CSR_GIO_REG,
  1067. CSR_GIO_REG_VAL_L0S_ENABLED);
  1068. IWL_DEBUG_POWER(priv, "L1 Enabled; Disabling L0S\n");
  1069. } else {
  1070. /* L1-ASPM disabled; enable(!) L0S */
  1071. iwl_clear_bit(priv, CSR_GIO_REG,
  1072. CSR_GIO_REG_VAL_L0S_ENABLED);
  1073. IWL_DEBUG_POWER(priv, "L1 Disabled; Enabling L0S\n");
  1074. }
  1075. }
  1076. /* Configure analog phase-lock-loop before activating to D0A */
  1077. if (priv->cfg->pll_cfg_val)
  1078. iwl_set_bit(priv, CSR_ANA_PLL_CFG, priv->cfg->pll_cfg_val);
  1079. /*
  1080. * Set "initialization complete" bit to move adapter from
  1081. * D0U* --> D0A* (powered-up active) state.
  1082. */
  1083. iwl_set_bit(priv, CSR_GP_CNTRL, CSR_GP_CNTRL_REG_FLAG_INIT_DONE);
  1084. /*
  1085. * Wait for clock stabilization; once stabilized, access to
  1086. * device-internal resources is supported, e.g. iwl_write_prph()
  1087. * and accesses to uCode SRAM.
  1088. */
  1089. ret = iwl_poll_bit(priv, CSR_GP_CNTRL,
  1090. CSR_GP_CNTRL_REG_FLAG_MAC_CLOCK_READY,
  1091. CSR_GP_CNTRL_REG_FLAG_MAC_CLOCK_READY, 25000);
  1092. if (ret < 0) {
  1093. IWL_DEBUG_INFO(priv, "Failed to init the card\n");
  1094. goto out;
  1095. }
  1096. /*
  1097. * Enable DMA and BSM (if used) clocks, wait for them to stabilize.
  1098. * BSM (Boostrap State Machine) is only in 3945 and 4965;
  1099. * later devices (i.e. 5000 and later) have non-volatile SRAM,
  1100. * and don't need BSM to restore data after power-saving sleep.
  1101. *
  1102. * Write to "CLK_EN_REG"; "1" bits enable clocks, while "0" bits
  1103. * do not disable clocks. This preserves any hardware bits already
  1104. * set by default in "CLK_CTRL_REG" after reset.
  1105. */
  1106. if (priv->cfg->use_bsm)
  1107. iwl_write_prph(priv, APMG_CLK_EN_REG,
  1108. APMG_CLK_VAL_DMA_CLK_RQT | APMG_CLK_VAL_BSM_CLK_RQT);
  1109. else
  1110. iwl_write_prph(priv, APMG_CLK_EN_REG,
  1111. APMG_CLK_VAL_DMA_CLK_RQT);
  1112. udelay(20);
  1113. /* Disable L1-Active */
  1114. iwl_set_bits_prph(priv, APMG_PCIDEV_STT_REG,
  1115. APMG_PCIDEV_STT_VAL_L1_ACT_DIS);
  1116. out:
  1117. return ret;
  1118. }
  1119. EXPORT_SYMBOL(iwl_apm_init);
  1120. int iwl_set_tx_power(struct iwl_priv *priv, s8 tx_power, bool force)
  1121. {
  1122. int ret = 0;
  1123. s8 prev_tx_power = priv->tx_power_user_lmt;
  1124. if (tx_power < IWLAGN_TX_POWER_TARGET_POWER_MIN) {
  1125. IWL_WARN(priv,
  1126. "Requested user TXPOWER %d below lower limit %d.\n",
  1127. tx_power,
  1128. IWLAGN_TX_POWER_TARGET_POWER_MIN);
  1129. return -EINVAL;
  1130. }
  1131. if (tx_power > priv->tx_power_device_lmt) {
  1132. IWL_WARN(priv,
  1133. "Requested user TXPOWER %d above upper limit %d.\n",
  1134. tx_power, priv->tx_power_device_lmt);
  1135. return -EINVAL;
  1136. }
  1137. if (priv->tx_power_user_lmt != tx_power)
  1138. force = true;
  1139. /* if nic is not up don't send command */
  1140. if (iwl_is_ready_rf(priv)) {
  1141. priv->tx_power_user_lmt = tx_power;
  1142. if (force && priv->cfg->ops->lib->send_tx_power)
  1143. ret = priv->cfg->ops->lib->send_tx_power(priv);
  1144. else if (!priv->cfg->ops->lib->send_tx_power)
  1145. ret = -EOPNOTSUPP;
  1146. /*
  1147. * if fail to set tx_power, restore the orig. tx power
  1148. */
  1149. if (ret)
  1150. priv->tx_power_user_lmt = prev_tx_power;
  1151. }
  1152. /*
  1153. * Even this is an async host command, the command
  1154. * will always report success from uCode
  1155. * So once driver can placing the command into the queue
  1156. * successfully, driver can use priv->tx_power_user_lmt
  1157. * to reflect the current tx power
  1158. */
  1159. return ret;
  1160. }
  1161. EXPORT_SYMBOL(iwl_set_tx_power);
  1162. irqreturn_t iwl_isr_legacy(int irq, void *data)
  1163. {
  1164. struct iwl_priv *priv = data;
  1165. u32 inta, inta_mask;
  1166. u32 inta_fh;
  1167. unsigned long flags;
  1168. if (!priv)
  1169. return IRQ_NONE;
  1170. spin_lock_irqsave(&priv->lock, flags);
  1171. /* Disable (but don't clear!) interrupts here to avoid
  1172. * back-to-back ISRs and sporadic interrupts from our NIC.
  1173. * If we have something to service, the tasklet will re-enable ints.
  1174. * If we *don't* have something, we'll re-enable before leaving here. */
  1175. inta_mask = iwl_read32(priv, CSR_INT_MASK); /* just for debug */
  1176. iwl_write32(priv, CSR_INT_MASK, 0x00000000);
  1177. /* Discover which interrupts are active/pending */
  1178. inta = iwl_read32(priv, CSR_INT);
  1179. inta_fh = iwl_read32(priv, CSR_FH_INT_STATUS);
  1180. /* Ignore interrupt if there's nothing in NIC to service.
  1181. * This may be due to IRQ shared with another device,
  1182. * or due to sporadic interrupts thrown from our NIC. */
  1183. if (!inta && !inta_fh) {
  1184. IWL_DEBUG_ISR(priv, "Ignore interrupt, inta == 0, inta_fh == 0\n");
  1185. goto none;
  1186. }
  1187. if ((inta == 0xFFFFFFFF) || ((inta & 0xFFFFFFF0) == 0xa5a5a5a0)) {
  1188. /* Hardware disappeared. It might have already raised
  1189. * an interrupt */
  1190. IWL_WARN(priv, "HARDWARE GONE?? INTA == 0x%08x\n", inta);
  1191. goto unplugged;
  1192. }
  1193. IWL_DEBUG_ISR(priv, "ISR inta 0x%08x, enabled 0x%08x, fh 0x%08x\n",
  1194. inta, inta_mask, inta_fh);
  1195. inta &= ~CSR_INT_BIT_SCD;
  1196. /* iwl_irq_tasklet() will service interrupts and re-enable them */
  1197. if (likely(inta || inta_fh))
  1198. tasklet_schedule(&priv->irq_tasklet);
  1199. unplugged:
  1200. spin_unlock_irqrestore(&priv->lock, flags);
  1201. return IRQ_HANDLED;
  1202. none:
  1203. /* re-enable interrupts here since we don't have anything to service. */
  1204. /* only Re-enable if diabled by irq */
  1205. if (test_bit(STATUS_INT_ENABLED, &priv->status))
  1206. iwl_enable_interrupts(priv);
  1207. spin_unlock_irqrestore(&priv->lock, flags);
  1208. return IRQ_NONE;
  1209. }
  1210. EXPORT_SYMBOL(iwl_isr_legacy);
  1211. void iwl_send_bt_config(struct iwl_priv *priv)
  1212. {
  1213. struct iwl_bt_cmd bt_cmd = {
  1214. .lead_time = BT_LEAD_TIME_DEF,
  1215. .max_kill = BT_MAX_KILL_DEF,
  1216. .kill_ack_mask = 0,
  1217. .kill_cts_mask = 0,
  1218. };
  1219. if (!bt_coex_active)
  1220. bt_cmd.flags = BT_COEX_DISABLE;
  1221. else
  1222. bt_cmd.flags = BT_COEX_ENABLE;
  1223. IWL_DEBUG_INFO(priv, "BT coex %s\n",
  1224. (bt_cmd.flags == BT_COEX_DISABLE) ? "disable" : "active");
  1225. if (iwl_send_cmd_pdu(priv, REPLY_BT_CONFIG,
  1226. sizeof(struct iwl_bt_cmd), &bt_cmd))
  1227. IWL_ERR(priv, "failed to send BT Coex Config\n");
  1228. }
  1229. EXPORT_SYMBOL(iwl_send_bt_config);
  1230. int iwl_send_statistics_request(struct iwl_priv *priv, u8 flags, bool clear)
  1231. {
  1232. struct iwl_statistics_cmd statistics_cmd = {
  1233. .configuration_flags =
  1234. clear ? IWL_STATS_CONF_CLEAR_STATS : 0,
  1235. };
  1236. if (flags & CMD_ASYNC)
  1237. return iwl_send_cmd_pdu_async(priv, REPLY_STATISTICS_CMD,
  1238. sizeof(struct iwl_statistics_cmd),
  1239. &statistics_cmd, NULL);
  1240. else
  1241. return iwl_send_cmd_pdu(priv, REPLY_STATISTICS_CMD,
  1242. sizeof(struct iwl_statistics_cmd),
  1243. &statistics_cmd);
  1244. }
  1245. EXPORT_SYMBOL(iwl_send_statistics_request);
  1246. void iwl_rx_pm_sleep_notif(struct iwl_priv *priv,
  1247. struct iwl_rx_mem_buffer *rxb)
  1248. {
  1249. #ifdef CONFIG_IWLWIFI_DEBUG
  1250. struct iwl_rx_packet *pkt = rxb_addr(rxb);
  1251. struct iwl_sleep_notification *sleep = &(pkt->u.sleep_notif);
  1252. IWL_DEBUG_RX(priv, "sleep mode: %d, src: %d\n",
  1253. sleep->pm_sleep_mode, sleep->pm_wakeup_src);
  1254. #endif
  1255. }
  1256. EXPORT_SYMBOL(iwl_rx_pm_sleep_notif);
  1257. void iwl_rx_pm_debug_statistics_notif(struct iwl_priv *priv,
  1258. struct iwl_rx_mem_buffer *rxb)
  1259. {
  1260. struct iwl_rx_packet *pkt = rxb_addr(rxb);
  1261. u32 len = le32_to_cpu(pkt->len_n_flags) & FH_RSCSR_FRAME_SIZE_MSK;
  1262. IWL_DEBUG_RADIO(priv, "Dumping %d bytes of unhandled "
  1263. "notification for %s:\n", len,
  1264. get_cmd_string(pkt->hdr.cmd));
  1265. iwl_print_hex_dump(priv, IWL_DL_RADIO, pkt->u.raw, len);
  1266. }
  1267. EXPORT_SYMBOL(iwl_rx_pm_debug_statistics_notif);
  1268. void iwl_rx_reply_error(struct iwl_priv *priv,
  1269. struct iwl_rx_mem_buffer *rxb)
  1270. {
  1271. struct iwl_rx_packet *pkt = rxb_addr(rxb);
  1272. IWL_ERR(priv, "Error Reply type 0x%08X cmd %s (0x%02X) "
  1273. "seq 0x%04X ser 0x%08X\n",
  1274. le32_to_cpu(pkt->u.err_resp.error_type),
  1275. get_cmd_string(pkt->u.err_resp.cmd_id),
  1276. pkt->u.err_resp.cmd_id,
  1277. le16_to_cpu(pkt->u.err_resp.bad_cmd_seq_num),
  1278. le32_to_cpu(pkt->u.err_resp.error_info));
  1279. }
  1280. EXPORT_SYMBOL(iwl_rx_reply_error);
  1281. void iwl_clear_isr_stats(struct iwl_priv *priv)
  1282. {
  1283. memset(&priv->isr_stats, 0, sizeof(priv->isr_stats));
  1284. }
  1285. int iwl_mac_conf_tx(struct ieee80211_hw *hw, u16 queue,
  1286. const struct ieee80211_tx_queue_params *params)
  1287. {
  1288. struct iwl_priv *priv = hw->priv;
  1289. unsigned long flags;
  1290. int q;
  1291. IWL_DEBUG_MAC80211(priv, "enter\n");
  1292. if (!iwl_is_ready_rf(priv)) {
  1293. IWL_DEBUG_MAC80211(priv, "leave - RF not ready\n");
  1294. return -EIO;
  1295. }
  1296. if (queue >= AC_NUM) {
  1297. IWL_DEBUG_MAC80211(priv, "leave - queue >= AC_NUM %d\n", queue);
  1298. return 0;
  1299. }
  1300. q = AC_NUM - 1 - queue;
  1301. spin_lock_irqsave(&priv->lock, flags);
  1302. priv->qos_data.def_qos_parm.ac[q].cw_min = cpu_to_le16(params->cw_min);
  1303. priv->qos_data.def_qos_parm.ac[q].cw_max = cpu_to_le16(params->cw_max);
  1304. priv->qos_data.def_qos_parm.ac[q].aifsn = params->aifs;
  1305. priv->qos_data.def_qos_parm.ac[q].edca_txop =
  1306. cpu_to_le16((params->txop * 32));
  1307. priv->qos_data.def_qos_parm.ac[q].reserved1 = 0;
  1308. spin_unlock_irqrestore(&priv->lock, flags);
  1309. IWL_DEBUG_MAC80211(priv, "leave\n");
  1310. return 0;
  1311. }
  1312. EXPORT_SYMBOL(iwl_mac_conf_tx);
  1313. int iwl_mac_tx_last_beacon(struct ieee80211_hw *hw)
  1314. {
  1315. struct iwl_priv *priv = hw->priv;
  1316. return priv->ibss_manager == IWL_IBSS_MANAGER;
  1317. }
  1318. EXPORT_SYMBOL_GPL(iwl_mac_tx_last_beacon);
  1319. static void iwl_ht_conf(struct iwl_priv *priv,
  1320. struct ieee80211_vif *vif)
  1321. {
  1322. struct iwl_ht_config *ht_conf = &priv->current_ht_config;
  1323. struct ieee80211_sta *sta;
  1324. struct ieee80211_bss_conf *bss_conf = &vif->bss_conf;
  1325. IWL_DEBUG_MAC80211(priv, "enter:\n");
  1326. if (!ht_conf->is_ht)
  1327. return;
  1328. ht_conf->ht_protection =
  1329. bss_conf->ht_operation_mode & IEEE80211_HT_OP_MODE_PROTECTION;
  1330. ht_conf->non_GF_STA_present =
  1331. !!(bss_conf->ht_operation_mode & IEEE80211_HT_OP_MODE_NON_GF_STA_PRSNT);
  1332. ht_conf->single_chain_sufficient = false;
  1333. switch (vif->type) {
  1334. case NL80211_IFTYPE_STATION:
  1335. rcu_read_lock();
  1336. sta = ieee80211_find_sta(vif, bss_conf->bssid);
  1337. if (sta) {
  1338. struct ieee80211_sta_ht_cap *ht_cap = &sta->ht_cap;
  1339. int maxstreams;
  1340. maxstreams = (ht_cap->mcs.tx_params &
  1341. IEEE80211_HT_MCS_TX_MAX_STREAMS_MASK)
  1342. >> IEEE80211_HT_MCS_TX_MAX_STREAMS_SHIFT;
  1343. maxstreams += 1;
  1344. if ((ht_cap->mcs.rx_mask[1] == 0) &&
  1345. (ht_cap->mcs.rx_mask[2] == 0))
  1346. ht_conf->single_chain_sufficient = true;
  1347. if (maxstreams <= 1)
  1348. ht_conf->single_chain_sufficient = true;
  1349. } else {
  1350. /*
  1351. * If at all, this can only happen through a race
  1352. * when the AP disconnects us while we're still
  1353. * setting up the connection, in that case mac80211
  1354. * will soon tell us about that.
  1355. */
  1356. ht_conf->single_chain_sufficient = true;
  1357. }
  1358. rcu_read_unlock();
  1359. break;
  1360. case NL80211_IFTYPE_ADHOC:
  1361. ht_conf->single_chain_sufficient = true;
  1362. break;
  1363. default:
  1364. break;
  1365. }
  1366. IWL_DEBUG_MAC80211(priv, "leave\n");
  1367. }
  1368. static inline void iwl_set_no_assoc(struct iwl_priv *priv)
  1369. {
  1370. iwl_led_disassociate(priv);
  1371. /*
  1372. * inform the ucode that there is no longer an
  1373. * association and that no more packets should be
  1374. * sent
  1375. */
  1376. priv->staging_rxon.filter_flags &=
  1377. ~RXON_FILTER_ASSOC_MSK;
  1378. priv->staging_rxon.assoc_id = 0;
  1379. iwlcore_commit_rxon(priv);
  1380. }
  1381. static int iwl_mac_beacon_update(struct ieee80211_hw *hw, struct sk_buff *skb)
  1382. {
  1383. struct iwl_priv *priv = hw->priv;
  1384. unsigned long flags;
  1385. __le64 timestamp;
  1386. IWL_DEBUG_MAC80211(priv, "enter\n");
  1387. if (!iwl_is_ready_rf(priv)) {
  1388. IWL_DEBUG_MAC80211(priv, "leave - RF not ready\n");
  1389. return -EIO;
  1390. }
  1391. spin_lock_irqsave(&priv->lock, flags);
  1392. if (priv->ibss_beacon)
  1393. dev_kfree_skb(priv->ibss_beacon);
  1394. priv->ibss_beacon = skb;
  1395. timestamp = ((struct ieee80211_mgmt *)skb->data)->u.beacon.timestamp;
  1396. priv->timestamp = le64_to_cpu(timestamp);
  1397. IWL_DEBUG_MAC80211(priv, "leave\n");
  1398. spin_unlock_irqrestore(&priv->lock, flags);
  1399. priv->cfg->ops->lib->post_associate(priv, priv->vif);
  1400. return 0;
  1401. }
  1402. void iwl_bss_info_changed(struct ieee80211_hw *hw,
  1403. struct ieee80211_vif *vif,
  1404. struct ieee80211_bss_conf *bss_conf,
  1405. u32 changes)
  1406. {
  1407. struct iwl_priv *priv = hw->priv;
  1408. int ret;
  1409. IWL_DEBUG_MAC80211(priv, "changes = 0x%X\n", changes);
  1410. if (!iwl_is_alive(priv))
  1411. return;
  1412. mutex_lock(&priv->mutex);
  1413. if (changes & BSS_CHANGED_QOS) {
  1414. unsigned long flags;
  1415. spin_lock_irqsave(&priv->lock, flags);
  1416. priv->qos_data.qos_active = bss_conf->qos;
  1417. iwl_update_qos(priv);
  1418. spin_unlock_irqrestore(&priv->lock, flags);
  1419. }
  1420. if (changes & BSS_CHANGED_BEACON && vif->type == NL80211_IFTYPE_AP) {
  1421. dev_kfree_skb(priv->ibss_beacon);
  1422. priv->ibss_beacon = ieee80211_beacon_get(hw, vif);
  1423. }
  1424. if (changes & BSS_CHANGED_BEACON_INT) {
  1425. /* TODO: in AP mode, do something to make this take effect */
  1426. }
  1427. if (changes & BSS_CHANGED_BSSID) {
  1428. IWL_DEBUG_MAC80211(priv, "BSSID %pM\n", bss_conf->bssid);
  1429. /*
  1430. * If there is currently a HW scan going on in the
  1431. * background then we need to cancel it else the RXON
  1432. * below/in post_associate will fail.
  1433. */
  1434. if (iwl_scan_cancel_timeout(priv, 100)) {
  1435. IWL_WARN(priv, "Aborted scan still in progress after 100ms\n");
  1436. IWL_DEBUG_MAC80211(priv, "leaving - scan abort failed.\n");
  1437. mutex_unlock(&priv->mutex);
  1438. return;
  1439. }
  1440. /* mac80211 only sets assoc when in STATION mode */
  1441. if (vif->type == NL80211_IFTYPE_ADHOC || bss_conf->assoc) {
  1442. memcpy(priv->staging_rxon.bssid_addr,
  1443. bss_conf->bssid, ETH_ALEN);
  1444. /* currently needed in a few places */
  1445. memcpy(priv->bssid, bss_conf->bssid, ETH_ALEN);
  1446. } else {
  1447. priv->staging_rxon.filter_flags &=
  1448. ~RXON_FILTER_ASSOC_MSK;
  1449. }
  1450. }
  1451. /*
  1452. * This needs to be after setting the BSSID in case
  1453. * mac80211 decides to do both changes at once because
  1454. * it will invoke post_associate.
  1455. */
  1456. if (vif->type == NL80211_IFTYPE_ADHOC &&
  1457. changes & BSS_CHANGED_BEACON) {
  1458. struct sk_buff *beacon = ieee80211_beacon_get(hw, vif);
  1459. if (beacon)
  1460. iwl_mac_beacon_update(hw, beacon);
  1461. }
  1462. if (changes & BSS_CHANGED_ERP_PREAMBLE) {
  1463. IWL_DEBUG_MAC80211(priv, "ERP_PREAMBLE %d\n",
  1464. bss_conf->use_short_preamble);
  1465. if (bss_conf->use_short_preamble)
  1466. priv->staging_rxon.flags |= RXON_FLG_SHORT_PREAMBLE_MSK;
  1467. else
  1468. priv->staging_rxon.flags &= ~RXON_FLG_SHORT_PREAMBLE_MSK;
  1469. }
  1470. if (changes & BSS_CHANGED_ERP_CTS_PROT) {
  1471. IWL_DEBUG_MAC80211(priv, "ERP_CTS %d\n", bss_conf->use_cts_prot);
  1472. if (bss_conf->use_cts_prot && (priv->band != IEEE80211_BAND_5GHZ))
  1473. priv->staging_rxon.flags |= RXON_FLG_TGG_PROTECT_MSK;
  1474. else
  1475. priv->staging_rxon.flags &= ~RXON_FLG_TGG_PROTECT_MSK;
  1476. if (bss_conf->use_cts_prot)
  1477. priv->staging_rxon.flags |= RXON_FLG_SELF_CTS_EN;
  1478. else
  1479. priv->staging_rxon.flags &= ~RXON_FLG_SELF_CTS_EN;
  1480. }
  1481. if (changes & BSS_CHANGED_BASIC_RATES) {
  1482. /* XXX use this information
  1483. *
  1484. * To do that, remove code from iwl_set_rate() and put something
  1485. * like this here:
  1486. *
  1487. if (A-band)
  1488. priv->staging_rxon.ofdm_basic_rates =
  1489. bss_conf->basic_rates;
  1490. else
  1491. priv->staging_rxon.ofdm_basic_rates =
  1492. bss_conf->basic_rates >> 4;
  1493. priv->staging_rxon.cck_basic_rates =
  1494. bss_conf->basic_rates & 0xF;
  1495. */
  1496. }
  1497. if (changes & BSS_CHANGED_HT) {
  1498. iwl_ht_conf(priv, vif);
  1499. if (priv->cfg->ops->hcmd->set_rxon_chain)
  1500. priv->cfg->ops->hcmd->set_rxon_chain(priv);
  1501. }
  1502. if (changes & BSS_CHANGED_ASSOC) {
  1503. IWL_DEBUG_MAC80211(priv, "ASSOC %d\n", bss_conf->assoc);
  1504. if (bss_conf->assoc) {
  1505. priv->timestamp = bss_conf->timestamp;
  1506. iwl_led_associate(priv);
  1507. if (!iwl_is_rfkill(priv))
  1508. priv->cfg->ops->lib->post_associate(priv, vif);
  1509. } else
  1510. iwl_set_no_assoc(priv);
  1511. }
  1512. if (changes && iwl_is_associated(priv) && bss_conf->aid) {
  1513. IWL_DEBUG_MAC80211(priv, "Changes (%#x) while associated\n",
  1514. changes);
  1515. ret = iwl_send_rxon_assoc(priv);
  1516. if (!ret) {
  1517. /* Sync active_rxon with latest change. */
  1518. memcpy((void *)&priv->active_rxon,
  1519. &priv->staging_rxon,
  1520. sizeof(struct iwl_rxon_cmd));
  1521. }
  1522. }
  1523. if (changes & BSS_CHANGED_BEACON_ENABLED) {
  1524. if (vif->bss_conf.enable_beacon) {
  1525. memcpy(priv->staging_rxon.bssid_addr,
  1526. bss_conf->bssid, ETH_ALEN);
  1527. memcpy(priv->bssid, bss_conf->bssid, ETH_ALEN);
  1528. iwlcore_config_ap(priv, vif);
  1529. } else
  1530. iwl_set_no_assoc(priv);
  1531. }
  1532. if (changes & BSS_CHANGED_IBSS) {
  1533. ret = priv->cfg->ops->lib->manage_ibss_station(priv, vif,
  1534. bss_conf->ibss_joined);
  1535. if (ret)
  1536. IWL_ERR(priv, "failed to %s IBSS station %pM\n",
  1537. bss_conf->ibss_joined ? "add" : "remove",
  1538. bss_conf->bssid);
  1539. }
  1540. mutex_unlock(&priv->mutex);
  1541. IWL_DEBUG_MAC80211(priv, "leave\n");
  1542. }
  1543. EXPORT_SYMBOL(iwl_bss_info_changed);
  1544. static int iwl_set_mode(struct iwl_priv *priv, struct ieee80211_vif *vif)
  1545. {
  1546. iwl_connection_init_rx_config(priv, vif);
  1547. if (priv->cfg->ops->hcmd->set_rxon_chain)
  1548. priv->cfg->ops->hcmd->set_rxon_chain(priv);
  1549. return iwlcore_commit_rxon(priv);
  1550. }
  1551. int iwl_mac_add_interface(struct ieee80211_hw *hw, struct ieee80211_vif *vif)
  1552. {
  1553. struct iwl_priv *priv = hw->priv;
  1554. int err = 0;
  1555. IWL_DEBUG_MAC80211(priv, "enter: type %d, addr %pM\n",
  1556. vif->type, vif->addr);
  1557. mutex_lock(&priv->mutex);
  1558. if (WARN_ON(!iwl_is_ready_rf(priv))) {
  1559. err = -EINVAL;
  1560. goto out;
  1561. }
  1562. if (priv->vif) {
  1563. IWL_DEBUG_MAC80211(priv, "leave - vif != NULL\n");
  1564. err = -EOPNOTSUPP;
  1565. goto out;
  1566. }
  1567. priv->vif = vif;
  1568. priv->iw_mode = vif->type;
  1569. err = iwl_set_mode(priv, vif);
  1570. if (err)
  1571. goto out_err;
  1572. goto out;
  1573. out_err:
  1574. priv->vif = NULL;
  1575. priv->iw_mode = NL80211_IFTYPE_STATION;
  1576. out:
  1577. mutex_unlock(&priv->mutex);
  1578. IWL_DEBUG_MAC80211(priv, "leave\n");
  1579. return err;
  1580. }
  1581. EXPORT_SYMBOL(iwl_mac_add_interface);
  1582. void iwl_mac_remove_interface(struct ieee80211_hw *hw,
  1583. struct ieee80211_vif *vif)
  1584. {
  1585. struct iwl_priv *priv = hw->priv;
  1586. bool scan_completed = false;
  1587. IWL_DEBUG_MAC80211(priv, "enter\n");
  1588. mutex_lock(&priv->mutex);
  1589. if (iwl_is_ready_rf(priv)) {
  1590. iwl_scan_cancel_timeout(priv, 100);
  1591. priv->staging_rxon.filter_flags &= ~RXON_FILTER_ASSOC_MSK;
  1592. iwlcore_commit_rxon(priv);
  1593. }
  1594. if (priv->vif == vif) {
  1595. priv->vif = NULL;
  1596. if (priv->scan_vif == vif) {
  1597. scan_completed = true;
  1598. priv->scan_vif = NULL;
  1599. priv->scan_request = NULL;
  1600. }
  1601. memset(priv->bssid, 0, ETH_ALEN);
  1602. }
  1603. mutex_unlock(&priv->mutex);
  1604. if (scan_completed)
  1605. ieee80211_scan_completed(priv->hw, true);
  1606. IWL_DEBUG_MAC80211(priv, "leave\n");
  1607. }
  1608. EXPORT_SYMBOL(iwl_mac_remove_interface);
  1609. /**
  1610. * iwl_mac_config - mac80211 config callback
  1611. */
  1612. int iwl_mac_config(struct ieee80211_hw *hw, u32 changed)
  1613. {
  1614. struct iwl_priv *priv = hw->priv;
  1615. const struct iwl_channel_info *ch_info;
  1616. struct ieee80211_conf *conf = &hw->conf;
  1617. struct ieee80211_channel *channel = conf->channel;
  1618. struct iwl_ht_config *ht_conf = &priv->current_ht_config;
  1619. unsigned long flags = 0;
  1620. int ret = 0;
  1621. u16 ch;
  1622. int scan_active = 0;
  1623. mutex_lock(&priv->mutex);
  1624. IWL_DEBUG_MAC80211(priv, "enter to channel %d changed 0x%X\n",
  1625. channel->hw_value, changed);
  1626. if (unlikely(!priv->cfg->mod_params->disable_hw_scan &&
  1627. test_bit(STATUS_SCANNING, &priv->status))) {
  1628. scan_active = 1;
  1629. IWL_DEBUG_MAC80211(priv, "leave - scanning\n");
  1630. }
  1631. if (changed & (IEEE80211_CONF_CHANGE_SMPS |
  1632. IEEE80211_CONF_CHANGE_CHANNEL)) {
  1633. /* mac80211 uses static for non-HT which is what we want */
  1634. priv->current_ht_config.smps = conf->smps_mode;
  1635. /*
  1636. * Recalculate chain counts.
  1637. *
  1638. * If monitor mode is enabled then mac80211 will
  1639. * set up the SM PS mode to OFF if an HT channel is
  1640. * configured.
  1641. */
  1642. if (priv->cfg->ops->hcmd->set_rxon_chain)
  1643. priv->cfg->ops->hcmd->set_rxon_chain(priv);
  1644. }
  1645. /* during scanning mac80211 will delay channel setting until
  1646. * scan finish with changed = 0
  1647. */
  1648. if (!changed || (changed & IEEE80211_CONF_CHANGE_CHANNEL)) {
  1649. if (scan_active)
  1650. goto set_ch_out;
  1651. ch = channel->hw_value;
  1652. ch_info = iwl_get_channel_info(priv, channel->band, ch);
  1653. if (!is_channel_valid(ch_info)) {
  1654. IWL_DEBUG_MAC80211(priv, "leave - invalid channel\n");
  1655. ret = -EINVAL;
  1656. goto set_ch_out;
  1657. }
  1658. spin_lock_irqsave(&priv->lock, flags);
  1659. /* Configure HT40 channels */
  1660. ht_conf->is_ht = conf_is_ht(conf);
  1661. if (ht_conf->is_ht) {
  1662. if (conf_is_ht40_minus(conf)) {
  1663. ht_conf->extension_chan_offset =
  1664. IEEE80211_HT_PARAM_CHA_SEC_BELOW;
  1665. ht_conf->is_40mhz = true;
  1666. } else if (conf_is_ht40_plus(conf)) {
  1667. ht_conf->extension_chan_offset =
  1668. IEEE80211_HT_PARAM_CHA_SEC_ABOVE;
  1669. ht_conf->is_40mhz = true;
  1670. } else {
  1671. ht_conf->extension_chan_offset =
  1672. IEEE80211_HT_PARAM_CHA_SEC_NONE;
  1673. ht_conf->is_40mhz = false;
  1674. }
  1675. } else
  1676. ht_conf->is_40mhz = false;
  1677. /* Default to no protection. Protection mode will later be set
  1678. * from BSS config in iwl_ht_conf */
  1679. ht_conf->ht_protection = IEEE80211_HT_OP_MODE_PROTECTION_NONE;
  1680. if ((le16_to_cpu(priv->staging_rxon.channel) != ch))
  1681. priv->staging_rxon.flags = 0;
  1682. iwl_set_rxon_channel(priv, channel);
  1683. iwl_set_rxon_ht(priv, ht_conf);
  1684. iwl_set_flags_for_band(priv, channel->band, priv->vif);
  1685. spin_unlock_irqrestore(&priv->lock, flags);
  1686. if (priv->cfg->ops->lib->update_bcast_station)
  1687. ret = priv->cfg->ops->lib->update_bcast_station(priv);
  1688. set_ch_out:
  1689. /* The list of supported rates and rate mask can be different
  1690. * for each band; since the band may have changed, reset
  1691. * the rate mask to what mac80211 lists */
  1692. iwl_set_rate(priv);
  1693. }
  1694. if (changed & (IEEE80211_CONF_CHANGE_PS |
  1695. IEEE80211_CONF_CHANGE_IDLE)) {
  1696. ret = iwl_power_update_mode(priv, false);
  1697. if (ret)
  1698. IWL_DEBUG_MAC80211(priv, "Error setting sleep level\n");
  1699. }
  1700. if (changed & IEEE80211_CONF_CHANGE_POWER) {
  1701. IWL_DEBUG_MAC80211(priv, "TX Power old=%d new=%d\n",
  1702. priv->tx_power_user_lmt, conf->power_level);
  1703. iwl_set_tx_power(priv, conf->power_level, false);
  1704. }
  1705. if (!iwl_is_ready(priv)) {
  1706. IWL_DEBUG_MAC80211(priv, "leave - not ready\n");
  1707. goto out;
  1708. }
  1709. if (scan_active)
  1710. goto out;
  1711. if (memcmp(&priv->active_rxon,
  1712. &priv->staging_rxon, sizeof(priv->staging_rxon)))
  1713. iwlcore_commit_rxon(priv);
  1714. else
  1715. IWL_DEBUG_INFO(priv, "Not re-sending same RXON configuration.\n");
  1716. out:
  1717. IWL_DEBUG_MAC80211(priv, "leave\n");
  1718. mutex_unlock(&priv->mutex);
  1719. return ret;
  1720. }
  1721. EXPORT_SYMBOL(iwl_mac_config);
  1722. void iwl_mac_reset_tsf(struct ieee80211_hw *hw)
  1723. {
  1724. struct iwl_priv *priv = hw->priv;
  1725. unsigned long flags;
  1726. mutex_lock(&priv->mutex);
  1727. IWL_DEBUG_MAC80211(priv, "enter\n");
  1728. spin_lock_irqsave(&priv->lock, flags);
  1729. memset(&priv->current_ht_config, 0, sizeof(struct iwl_ht_config));
  1730. spin_unlock_irqrestore(&priv->lock, flags);
  1731. spin_lock_irqsave(&priv->lock, flags);
  1732. /* new association get rid of ibss beacon skb */
  1733. if (priv->ibss_beacon)
  1734. dev_kfree_skb(priv->ibss_beacon);
  1735. priv->ibss_beacon = NULL;
  1736. priv->timestamp = 0;
  1737. spin_unlock_irqrestore(&priv->lock, flags);
  1738. if (!iwl_is_ready_rf(priv)) {
  1739. IWL_DEBUG_MAC80211(priv, "leave - not ready\n");
  1740. mutex_unlock(&priv->mutex);
  1741. return;
  1742. }
  1743. /* we are restarting association process
  1744. * clear RXON_FILTER_ASSOC_MSK bit
  1745. */
  1746. iwl_scan_cancel_timeout(priv, 100);
  1747. priv->staging_rxon.filter_flags &= ~RXON_FILTER_ASSOC_MSK;
  1748. iwlcore_commit_rxon(priv);
  1749. iwl_set_rate(priv);
  1750. mutex_unlock(&priv->mutex);
  1751. IWL_DEBUG_MAC80211(priv, "leave\n");
  1752. }
  1753. EXPORT_SYMBOL(iwl_mac_reset_tsf);
  1754. int iwl_alloc_txq_mem(struct iwl_priv *priv)
  1755. {
  1756. if (!priv->txq)
  1757. priv->txq = kzalloc(
  1758. sizeof(struct iwl_tx_queue) * priv->cfg->num_of_queues,
  1759. GFP_KERNEL);
  1760. if (!priv->txq) {
  1761. IWL_ERR(priv, "Not enough memory for txq\n");
  1762. return -ENOMEM;
  1763. }
  1764. return 0;
  1765. }
  1766. EXPORT_SYMBOL(iwl_alloc_txq_mem);
  1767. void iwl_free_txq_mem(struct iwl_priv *priv)
  1768. {
  1769. kfree(priv->txq);
  1770. priv->txq = NULL;
  1771. }
  1772. EXPORT_SYMBOL(iwl_free_txq_mem);
  1773. #ifdef CONFIG_IWLWIFI_DEBUGFS
  1774. #define IWL_TRAFFIC_DUMP_SIZE (IWL_TRAFFIC_ENTRY_SIZE * IWL_TRAFFIC_ENTRIES)
  1775. void iwl_reset_traffic_log(struct iwl_priv *priv)
  1776. {
  1777. priv->tx_traffic_idx = 0;
  1778. priv->rx_traffic_idx = 0;
  1779. if (priv->tx_traffic)
  1780. memset(priv->tx_traffic, 0, IWL_TRAFFIC_DUMP_SIZE);
  1781. if (priv->rx_traffic)
  1782. memset(priv->rx_traffic, 0, IWL_TRAFFIC_DUMP_SIZE);
  1783. }
  1784. int iwl_alloc_traffic_mem(struct iwl_priv *priv)
  1785. {
  1786. u32 traffic_size = IWL_TRAFFIC_DUMP_SIZE;
  1787. if (iwl_debug_level & IWL_DL_TX) {
  1788. if (!priv->tx_traffic) {
  1789. priv->tx_traffic =
  1790. kzalloc(traffic_size, GFP_KERNEL);
  1791. if (!priv->tx_traffic)
  1792. return -ENOMEM;
  1793. }
  1794. }
  1795. if (iwl_debug_level & IWL_DL_RX) {
  1796. if (!priv->rx_traffic) {
  1797. priv->rx_traffic =
  1798. kzalloc(traffic_size, GFP_KERNEL);
  1799. if (!priv->rx_traffic)
  1800. return -ENOMEM;
  1801. }
  1802. }
  1803. iwl_reset_traffic_log(priv);
  1804. return 0;
  1805. }
  1806. EXPORT_SYMBOL(iwl_alloc_traffic_mem);
  1807. void iwl_free_traffic_mem(struct iwl_priv *priv)
  1808. {
  1809. kfree(priv->tx_traffic);
  1810. priv->tx_traffic = NULL;
  1811. kfree(priv->rx_traffic);
  1812. priv->rx_traffic = NULL;
  1813. }
  1814. EXPORT_SYMBOL(iwl_free_traffic_mem);
  1815. void iwl_dbg_log_tx_data_frame(struct iwl_priv *priv,
  1816. u16 length, struct ieee80211_hdr *header)
  1817. {
  1818. __le16 fc;
  1819. u16 len;
  1820. if (likely(!(iwl_debug_level & IWL_DL_TX)))
  1821. return;
  1822. if (!priv->tx_traffic)
  1823. return;
  1824. fc = header->frame_control;
  1825. if (ieee80211_is_data(fc)) {
  1826. len = (length > IWL_TRAFFIC_ENTRY_SIZE)
  1827. ? IWL_TRAFFIC_ENTRY_SIZE : length;
  1828. memcpy((priv->tx_traffic +
  1829. (priv->tx_traffic_idx * IWL_TRAFFIC_ENTRY_SIZE)),
  1830. header, len);
  1831. priv->tx_traffic_idx =
  1832. (priv->tx_traffic_idx + 1) % IWL_TRAFFIC_ENTRIES;
  1833. }
  1834. }
  1835. EXPORT_SYMBOL(iwl_dbg_log_tx_data_frame);
  1836. void iwl_dbg_log_rx_data_frame(struct iwl_priv *priv,
  1837. u16 length, struct ieee80211_hdr *header)
  1838. {
  1839. __le16 fc;
  1840. u16 len;
  1841. if (likely(!(iwl_debug_level & IWL_DL_RX)))
  1842. return;
  1843. if (!priv->rx_traffic)
  1844. return;
  1845. fc = header->frame_control;
  1846. if (ieee80211_is_data(fc)) {
  1847. len = (length > IWL_TRAFFIC_ENTRY_SIZE)
  1848. ? IWL_TRAFFIC_ENTRY_SIZE : length;
  1849. memcpy((priv->rx_traffic +
  1850. (priv->rx_traffic_idx * IWL_TRAFFIC_ENTRY_SIZE)),
  1851. header, len);
  1852. priv->rx_traffic_idx =
  1853. (priv->rx_traffic_idx + 1) % IWL_TRAFFIC_ENTRIES;
  1854. }
  1855. }
  1856. EXPORT_SYMBOL(iwl_dbg_log_rx_data_frame);
  1857. const char *get_mgmt_string(int cmd)
  1858. {
  1859. switch (cmd) {
  1860. IWL_CMD(MANAGEMENT_ASSOC_REQ);
  1861. IWL_CMD(MANAGEMENT_ASSOC_RESP);
  1862. IWL_CMD(MANAGEMENT_REASSOC_REQ);
  1863. IWL_CMD(MANAGEMENT_REASSOC_RESP);
  1864. IWL_CMD(MANAGEMENT_PROBE_REQ);
  1865. IWL_CMD(MANAGEMENT_PROBE_RESP);
  1866. IWL_CMD(MANAGEMENT_BEACON);
  1867. IWL_CMD(MANAGEMENT_ATIM);
  1868. IWL_CMD(MANAGEMENT_DISASSOC);
  1869. IWL_CMD(MANAGEMENT_AUTH);
  1870. IWL_CMD(MANAGEMENT_DEAUTH);
  1871. IWL_CMD(MANAGEMENT_ACTION);
  1872. default:
  1873. return "UNKNOWN";
  1874. }
  1875. }
  1876. const char *get_ctrl_string(int cmd)
  1877. {
  1878. switch (cmd) {
  1879. IWL_CMD(CONTROL_BACK_REQ);
  1880. IWL_CMD(CONTROL_BACK);
  1881. IWL_CMD(CONTROL_PSPOLL);
  1882. IWL_CMD(CONTROL_RTS);
  1883. IWL_CMD(CONTROL_CTS);
  1884. IWL_CMD(CONTROL_ACK);
  1885. IWL_CMD(CONTROL_CFEND);
  1886. IWL_CMD(CONTROL_CFENDACK);
  1887. default:
  1888. return "UNKNOWN";
  1889. }
  1890. }
  1891. void iwl_clear_traffic_stats(struct iwl_priv *priv)
  1892. {
  1893. memset(&priv->tx_stats, 0, sizeof(struct traffic_stats));
  1894. memset(&priv->rx_stats, 0, sizeof(struct traffic_stats));
  1895. priv->led_tpt = 0;
  1896. }
  1897. /*
  1898. * if CONFIG_IWLWIFI_DEBUGFS defined, iwl_update_stats function will
  1899. * record all the MGMT, CTRL and DATA pkt for both TX and Rx pass.
  1900. * Use debugFs to display the rx/rx_statistics
  1901. * if CONFIG_IWLWIFI_DEBUGFS not being defined, then no MGMT and CTRL
  1902. * information will be recorded, but DATA pkt still will be recorded
  1903. * for the reason of iwl_led.c need to control the led blinking based on
  1904. * number of tx and rx data.
  1905. *
  1906. */
  1907. void iwl_update_stats(struct iwl_priv *priv, bool is_tx, __le16 fc, u16 len)
  1908. {
  1909. struct traffic_stats *stats;
  1910. if (is_tx)
  1911. stats = &priv->tx_stats;
  1912. else
  1913. stats = &priv->rx_stats;
  1914. if (ieee80211_is_mgmt(fc)) {
  1915. switch (fc & cpu_to_le16(IEEE80211_FCTL_STYPE)) {
  1916. case cpu_to_le16(IEEE80211_STYPE_ASSOC_REQ):
  1917. stats->mgmt[MANAGEMENT_ASSOC_REQ]++;
  1918. break;
  1919. case cpu_to_le16(IEEE80211_STYPE_ASSOC_RESP):
  1920. stats->mgmt[MANAGEMENT_ASSOC_RESP]++;
  1921. break;
  1922. case cpu_to_le16(IEEE80211_STYPE_REASSOC_REQ):
  1923. stats->mgmt[MANAGEMENT_REASSOC_REQ]++;
  1924. break;
  1925. case cpu_to_le16(IEEE80211_STYPE_REASSOC_RESP):
  1926. stats->mgmt[MANAGEMENT_REASSOC_RESP]++;
  1927. break;
  1928. case cpu_to_le16(IEEE80211_STYPE_PROBE_REQ):
  1929. stats->mgmt[MANAGEMENT_PROBE_REQ]++;
  1930. break;
  1931. case cpu_to_le16(IEEE80211_STYPE_PROBE_RESP):
  1932. stats->mgmt[MANAGEMENT_PROBE_RESP]++;
  1933. break;
  1934. case cpu_to_le16(IEEE80211_STYPE_BEACON):
  1935. stats->mgmt[MANAGEMENT_BEACON]++;
  1936. break;
  1937. case cpu_to_le16(IEEE80211_STYPE_ATIM):
  1938. stats->mgmt[MANAGEMENT_ATIM]++;
  1939. break;
  1940. case cpu_to_le16(IEEE80211_STYPE_DISASSOC):
  1941. stats->mgmt[MANAGEMENT_DISASSOC]++;
  1942. break;
  1943. case cpu_to_le16(IEEE80211_STYPE_AUTH):
  1944. stats->mgmt[MANAGEMENT_AUTH]++;
  1945. break;
  1946. case cpu_to_le16(IEEE80211_STYPE_DEAUTH):
  1947. stats->mgmt[MANAGEMENT_DEAUTH]++;
  1948. break;
  1949. case cpu_to_le16(IEEE80211_STYPE_ACTION):
  1950. stats->mgmt[MANAGEMENT_ACTION]++;
  1951. break;
  1952. }
  1953. } else if (ieee80211_is_ctl(fc)) {
  1954. switch (fc & cpu_to_le16(IEEE80211_FCTL_STYPE)) {
  1955. case cpu_to_le16(IEEE80211_STYPE_BACK_REQ):
  1956. stats->ctrl[CONTROL_BACK_REQ]++;
  1957. break;
  1958. case cpu_to_le16(IEEE80211_STYPE_BACK):
  1959. stats->ctrl[CONTROL_BACK]++;
  1960. break;
  1961. case cpu_to_le16(IEEE80211_STYPE_PSPOLL):
  1962. stats->ctrl[CONTROL_PSPOLL]++;
  1963. break;
  1964. case cpu_to_le16(IEEE80211_STYPE_RTS):
  1965. stats->ctrl[CONTROL_RTS]++;
  1966. break;
  1967. case cpu_to_le16(IEEE80211_STYPE_CTS):
  1968. stats->ctrl[CONTROL_CTS]++;
  1969. break;
  1970. case cpu_to_le16(IEEE80211_STYPE_ACK):
  1971. stats->ctrl[CONTROL_ACK]++;
  1972. break;
  1973. case cpu_to_le16(IEEE80211_STYPE_CFEND):
  1974. stats->ctrl[CONTROL_CFEND]++;
  1975. break;
  1976. case cpu_to_le16(IEEE80211_STYPE_CFENDACK):
  1977. stats->ctrl[CONTROL_CFENDACK]++;
  1978. break;
  1979. }
  1980. } else {
  1981. /* data */
  1982. stats->data_cnt++;
  1983. stats->data_bytes += len;
  1984. }
  1985. iwl_leds_background(priv);
  1986. }
  1987. EXPORT_SYMBOL(iwl_update_stats);
  1988. #endif
  1989. static const char *get_csr_string(int cmd)
  1990. {
  1991. switch (cmd) {
  1992. IWL_CMD(CSR_HW_IF_CONFIG_REG);
  1993. IWL_CMD(CSR_INT_COALESCING);
  1994. IWL_CMD(CSR_INT);
  1995. IWL_CMD(CSR_INT_MASK);
  1996. IWL_CMD(CSR_FH_INT_STATUS);
  1997. IWL_CMD(CSR_GPIO_IN);
  1998. IWL_CMD(CSR_RESET);
  1999. IWL_CMD(CSR_GP_CNTRL);
  2000. IWL_CMD(CSR_HW_REV);
  2001. IWL_CMD(CSR_EEPROM_REG);
  2002. IWL_CMD(CSR_EEPROM_GP);
  2003. IWL_CMD(CSR_OTP_GP_REG);
  2004. IWL_CMD(CSR_GIO_REG);
  2005. IWL_CMD(CSR_GP_UCODE_REG);
  2006. IWL_CMD(CSR_GP_DRIVER_REG);
  2007. IWL_CMD(CSR_UCODE_DRV_GP1);
  2008. IWL_CMD(CSR_UCODE_DRV_GP2);
  2009. IWL_CMD(CSR_LED_REG);
  2010. IWL_CMD(CSR_DRAM_INT_TBL_REG);
  2011. IWL_CMD(CSR_GIO_CHICKEN_BITS);
  2012. IWL_CMD(CSR_ANA_PLL_CFG);
  2013. IWL_CMD(CSR_HW_REV_WA_REG);
  2014. IWL_CMD(CSR_DBG_HPET_MEM_REG);
  2015. default:
  2016. return "UNKNOWN";
  2017. }
  2018. }
  2019. void iwl_dump_csr(struct iwl_priv *priv)
  2020. {
  2021. int i;
  2022. u32 csr_tbl[] = {
  2023. CSR_HW_IF_CONFIG_REG,
  2024. CSR_INT_COALESCING,
  2025. CSR_INT,
  2026. CSR_INT_MASK,
  2027. CSR_FH_INT_STATUS,
  2028. CSR_GPIO_IN,
  2029. CSR_RESET,
  2030. CSR_GP_CNTRL,
  2031. CSR_HW_REV,
  2032. CSR_EEPROM_REG,
  2033. CSR_EEPROM_GP,
  2034. CSR_OTP_GP_REG,
  2035. CSR_GIO_REG,
  2036. CSR_GP_UCODE_REG,
  2037. CSR_GP_DRIVER_REG,
  2038. CSR_UCODE_DRV_GP1,
  2039. CSR_UCODE_DRV_GP2,
  2040. CSR_LED_REG,
  2041. CSR_DRAM_INT_TBL_REG,
  2042. CSR_GIO_CHICKEN_BITS,
  2043. CSR_ANA_PLL_CFG,
  2044. CSR_HW_REV_WA_REG,
  2045. CSR_DBG_HPET_MEM_REG
  2046. };
  2047. IWL_ERR(priv, "CSR values:\n");
  2048. IWL_ERR(priv, "(2nd byte of CSR_INT_COALESCING is "
  2049. "CSR_INT_PERIODIC_REG)\n");
  2050. for (i = 0; i < ARRAY_SIZE(csr_tbl); i++) {
  2051. IWL_ERR(priv, " %25s: 0X%08x\n",
  2052. get_csr_string(csr_tbl[i]),
  2053. iwl_read32(priv, csr_tbl[i]));
  2054. }
  2055. }
  2056. EXPORT_SYMBOL(iwl_dump_csr);
  2057. static const char *get_fh_string(int cmd)
  2058. {
  2059. switch (cmd) {
  2060. IWL_CMD(FH_RSCSR_CHNL0_STTS_WPTR_REG);
  2061. IWL_CMD(FH_RSCSR_CHNL0_RBDCB_BASE_REG);
  2062. IWL_CMD(FH_RSCSR_CHNL0_WPTR);
  2063. IWL_CMD(FH_MEM_RCSR_CHNL0_CONFIG_REG);
  2064. IWL_CMD(FH_MEM_RSSR_SHARED_CTRL_REG);
  2065. IWL_CMD(FH_MEM_RSSR_RX_STATUS_REG);
  2066. IWL_CMD(FH_MEM_RSSR_RX_ENABLE_ERR_IRQ2DRV);
  2067. IWL_CMD(FH_TSSR_TX_STATUS_REG);
  2068. IWL_CMD(FH_TSSR_TX_ERROR_REG);
  2069. default:
  2070. return "UNKNOWN";
  2071. }
  2072. }
  2073. int iwl_dump_fh(struct iwl_priv *priv, char **buf, bool display)
  2074. {
  2075. int i;
  2076. #ifdef CONFIG_IWLWIFI_DEBUG
  2077. int pos = 0;
  2078. size_t bufsz = 0;
  2079. #endif
  2080. u32 fh_tbl[] = {
  2081. FH_RSCSR_CHNL0_STTS_WPTR_REG,
  2082. FH_RSCSR_CHNL0_RBDCB_BASE_REG,
  2083. FH_RSCSR_CHNL0_WPTR,
  2084. FH_MEM_RCSR_CHNL0_CONFIG_REG,
  2085. FH_MEM_RSSR_SHARED_CTRL_REG,
  2086. FH_MEM_RSSR_RX_STATUS_REG,
  2087. FH_MEM_RSSR_RX_ENABLE_ERR_IRQ2DRV,
  2088. FH_TSSR_TX_STATUS_REG,
  2089. FH_TSSR_TX_ERROR_REG
  2090. };
  2091. #ifdef CONFIG_IWLWIFI_DEBUG
  2092. if (display) {
  2093. bufsz = ARRAY_SIZE(fh_tbl) * 48 + 40;
  2094. *buf = kmalloc(bufsz, GFP_KERNEL);
  2095. if (!*buf)
  2096. return -ENOMEM;
  2097. pos += scnprintf(*buf + pos, bufsz - pos,
  2098. "FH register values:\n");
  2099. for (i = 0; i < ARRAY_SIZE(fh_tbl); i++) {
  2100. pos += scnprintf(*buf + pos, bufsz - pos,
  2101. " %34s: 0X%08x\n",
  2102. get_fh_string(fh_tbl[i]),
  2103. iwl_read_direct32(priv, fh_tbl[i]));
  2104. }
  2105. return pos;
  2106. }
  2107. #endif
  2108. IWL_ERR(priv, "FH register values:\n");
  2109. for (i = 0; i < ARRAY_SIZE(fh_tbl); i++) {
  2110. IWL_ERR(priv, " %34s: 0X%08x\n",
  2111. get_fh_string(fh_tbl[i]),
  2112. iwl_read_direct32(priv, fh_tbl[i]));
  2113. }
  2114. return 0;
  2115. }
  2116. EXPORT_SYMBOL(iwl_dump_fh);
  2117. static void iwl_force_rf_reset(struct iwl_priv *priv)
  2118. {
  2119. if (test_bit(STATUS_EXIT_PENDING, &priv->status))
  2120. return;
  2121. if (!iwl_is_associated(priv)) {
  2122. IWL_DEBUG_SCAN(priv, "force reset rejected: not associated\n");
  2123. return;
  2124. }
  2125. /*
  2126. * There is no easy and better way to force reset the radio,
  2127. * the only known method is switching channel which will force to
  2128. * reset and tune the radio.
  2129. * Use internal short scan (single channel) operation to should
  2130. * achieve this objective.
  2131. * Driver should reset the radio when number of consecutive missed
  2132. * beacon, or any other uCode error condition detected.
  2133. */
  2134. IWL_DEBUG_INFO(priv, "perform radio reset.\n");
  2135. iwl_internal_short_hw_scan(priv);
  2136. }
  2137. int iwl_force_reset(struct iwl_priv *priv, int mode, bool external)
  2138. {
  2139. struct iwl_force_reset *force_reset;
  2140. if (test_bit(STATUS_EXIT_PENDING, &priv->status))
  2141. return -EINVAL;
  2142. if (mode >= IWL_MAX_FORCE_RESET) {
  2143. IWL_DEBUG_INFO(priv, "invalid reset request.\n");
  2144. return -EINVAL;
  2145. }
  2146. force_reset = &priv->force_reset[mode];
  2147. force_reset->reset_request_count++;
  2148. if (!external) {
  2149. if (force_reset->last_force_reset_jiffies &&
  2150. time_after(force_reset->last_force_reset_jiffies +
  2151. force_reset->reset_duration, jiffies)) {
  2152. IWL_DEBUG_INFO(priv, "force reset rejected\n");
  2153. force_reset->reset_reject_count++;
  2154. return -EAGAIN;
  2155. }
  2156. }
  2157. force_reset->reset_success_count++;
  2158. force_reset->last_force_reset_jiffies = jiffies;
  2159. IWL_DEBUG_INFO(priv, "perform force reset (%d)\n", mode);
  2160. switch (mode) {
  2161. case IWL_RF_RESET:
  2162. iwl_force_rf_reset(priv);
  2163. break;
  2164. case IWL_FW_RESET:
  2165. /*
  2166. * if the request is from external(ex: debugfs),
  2167. * then always perform the request in regardless the module
  2168. * parameter setting
  2169. * if the request is from internal (uCode error or driver
  2170. * detect failure), then fw_restart module parameter
  2171. * need to be check before performing firmware reload
  2172. */
  2173. if (!external && !priv->cfg->mod_params->restart_fw) {
  2174. IWL_DEBUG_INFO(priv, "Cancel firmware reload based on "
  2175. "module parameter setting\n");
  2176. break;
  2177. }
  2178. IWL_ERR(priv, "On demand firmware reload\n");
  2179. /* Set the FW error flag -- cleared on iwl_down */
  2180. set_bit(STATUS_FW_ERROR, &priv->status);
  2181. wake_up_interruptible(&priv->wait_command_queue);
  2182. /*
  2183. * Keep the restart process from trying to send host
  2184. * commands by clearing the INIT status bit
  2185. */
  2186. clear_bit(STATUS_READY, &priv->status);
  2187. queue_work(priv->workqueue, &priv->restart);
  2188. break;
  2189. }
  2190. return 0;
  2191. }
  2192. EXPORT_SYMBOL(iwl_force_reset);
  2193. /**
  2194. * iwl_bg_monitor_recover - Timer callback to check for stuck queue and recover
  2195. *
  2196. * During normal condition (no queue is stuck), the timer is continually set to
  2197. * execute every monitor_recover_period milliseconds after the last timer
  2198. * expired. When the queue read_ptr is at the same place, the timer is
  2199. * shorten to 100mSecs. This is
  2200. * 1) to reduce the chance that the read_ptr may wrap around (not stuck)
  2201. * 2) to detect the stuck queues quicker before the station and AP can
  2202. * disassociate each other.
  2203. *
  2204. * This function monitors all the tx queues and recover from it if any
  2205. * of the queues are stuck.
  2206. * 1. It first check the cmd queue for stuck conditions. If it is stuck,
  2207. * it will recover by resetting the firmware and return.
  2208. * 2. Then, it checks for station association. If it associates it will check
  2209. * other queues. If any queue is stuck, it will recover by resetting
  2210. * the firmware.
  2211. * Note: It the number of times the queue read_ptr to be at the same place to
  2212. * be MAX_REPEAT+1 in order to consider to be stuck.
  2213. */
  2214. /*
  2215. * The maximum number of times the read pointer of the tx queue at the
  2216. * same place without considering to be stuck.
  2217. */
  2218. #define MAX_REPEAT (2)
  2219. static int iwl_check_stuck_queue(struct iwl_priv *priv, int cnt)
  2220. {
  2221. struct iwl_tx_queue *txq;
  2222. struct iwl_queue *q;
  2223. txq = &priv->txq[cnt];
  2224. q = &txq->q;
  2225. /* queue is empty, skip */
  2226. if (q->read_ptr != q->write_ptr) {
  2227. if (q->read_ptr == q->last_read_ptr) {
  2228. /* a queue has not been read from last time */
  2229. if (q->repeat_same_read_ptr > MAX_REPEAT) {
  2230. IWL_ERR(priv,
  2231. "queue %d stuck %d time. Fw reload.\n",
  2232. q->id, q->repeat_same_read_ptr);
  2233. q->repeat_same_read_ptr = 0;
  2234. iwl_force_reset(priv, IWL_FW_RESET, false);
  2235. } else {
  2236. q->repeat_same_read_ptr++;
  2237. IWL_DEBUG_RADIO(priv,
  2238. "queue %d, not read %d time\n",
  2239. q->id,
  2240. q->repeat_same_read_ptr);
  2241. mod_timer(&priv->monitor_recover, jiffies +
  2242. msecs_to_jiffies(IWL_ONE_HUNDRED_MSECS));
  2243. }
  2244. return 1;
  2245. } else {
  2246. q->last_read_ptr = q->read_ptr;
  2247. q->repeat_same_read_ptr = 0;
  2248. }
  2249. }
  2250. return 0;
  2251. }
  2252. void iwl_bg_monitor_recover(unsigned long data)
  2253. {
  2254. struct iwl_priv *priv = (struct iwl_priv *)data;
  2255. int cnt;
  2256. if (test_bit(STATUS_EXIT_PENDING, &priv->status))
  2257. return;
  2258. /* monitor and check for stuck cmd queue */
  2259. if (iwl_check_stuck_queue(priv, IWL_CMD_QUEUE_NUM))
  2260. return;
  2261. /* monitor and check for other stuck queues */
  2262. if (iwl_is_associated(priv)) {
  2263. for (cnt = 0; cnt < priv->hw_params.max_txq_num; cnt++) {
  2264. /* skip as we already checked the command queue */
  2265. if (cnt == IWL_CMD_QUEUE_NUM)
  2266. continue;
  2267. if (iwl_check_stuck_queue(priv, cnt))
  2268. return;
  2269. }
  2270. }
  2271. /*
  2272. * Reschedule the timer to occur in
  2273. * priv->cfg->monitor_recover_period
  2274. */
  2275. mod_timer(&priv->monitor_recover,
  2276. jiffies + msecs_to_jiffies(priv->cfg->monitor_recover_period));
  2277. }
  2278. EXPORT_SYMBOL(iwl_bg_monitor_recover);
  2279. /*
  2280. * extended beacon time format
  2281. * time in usec will be changed into a 32-bit value in extended:internal format
  2282. * the extended part is the beacon counts
  2283. * the internal part is the time in usec within one beacon interval
  2284. */
  2285. u32 iwl_usecs_to_beacons(struct iwl_priv *priv, u32 usec, u32 beacon_interval)
  2286. {
  2287. u32 quot;
  2288. u32 rem;
  2289. u32 interval = beacon_interval * TIME_UNIT;
  2290. if (!interval || !usec)
  2291. return 0;
  2292. quot = (usec / interval) &
  2293. (iwl_beacon_time_mask_high(priv,
  2294. priv->hw_params.beacon_time_tsf_bits) >>
  2295. priv->hw_params.beacon_time_tsf_bits);
  2296. rem = (usec % interval) & iwl_beacon_time_mask_low(priv,
  2297. priv->hw_params.beacon_time_tsf_bits);
  2298. return (quot << priv->hw_params.beacon_time_tsf_bits) + rem;
  2299. }
  2300. EXPORT_SYMBOL(iwl_usecs_to_beacons);
  2301. /* base is usually what we get from ucode with each received frame,
  2302. * the same as HW timer counter counting down
  2303. */
  2304. __le32 iwl_add_beacon_time(struct iwl_priv *priv, u32 base,
  2305. u32 addon, u32 beacon_interval)
  2306. {
  2307. u32 base_low = base & iwl_beacon_time_mask_low(priv,
  2308. priv->hw_params.beacon_time_tsf_bits);
  2309. u32 addon_low = addon & iwl_beacon_time_mask_low(priv,
  2310. priv->hw_params.beacon_time_tsf_bits);
  2311. u32 interval = beacon_interval * TIME_UNIT;
  2312. u32 res = (base & iwl_beacon_time_mask_high(priv,
  2313. priv->hw_params.beacon_time_tsf_bits)) +
  2314. (addon & iwl_beacon_time_mask_high(priv,
  2315. priv->hw_params.beacon_time_tsf_bits));
  2316. if (base_low > addon_low)
  2317. res += base_low - addon_low;
  2318. else if (base_low < addon_low) {
  2319. res += interval + base_low - addon_low;
  2320. res += (1 << priv->hw_params.beacon_time_tsf_bits);
  2321. } else
  2322. res += (1 << priv->hw_params.beacon_time_tsf_bits);
  2323. return cpu_to_le32(res);
  2324. }
  2325. EXPORT_SYMBOL(iwl_add_beacon_time);
  2326. #ifdef CONFIG_PM
  2327. int iwl_pci_suspend(struct pci_dev *pdev, pm_message_t state)
  2328. {
  2329. struct iwl_priv *priv = pci_get_drvdata(pdev);
  2330. /*
  2331. * This function is called when system goes into suspend state
  2332. * mac80211 will call iwl_mac_stop() from the mac80211 suspend function
  2333. * first but since iwl_mac_stop() has no knowledge of who the caller is,
  2334. * it will not call apm_ops.stop() to stop the DMA operation.
  2335. * Calling apm_ops.stop here to make sure we stop the DMA.
  2336. */
  2337. priv->cfg->ops->lib->apm_ops.stop(priv);
  2338. pci_save_state(pdev);
  2339. pci_disable_device(pdev);
  2340. pci_set_power_state(pdev, PCI_D3hot);
  2341. return 0;
  2342. }
  2343. EXPORT_SYMBOL(iwl_pci_suspend);
  2344. int iwl_pci_resume(struct pci_dev *pdev)
  2345. {
  2346. struct iwl_priv *priv = pci_get_drvdata(pdev);
  2347. int ret;
  2348. bool hw_rfkill = false;
  2349. /*
  2350. * We disable the RETRY_TIMEOUT register (0x41) to keep
  2351. * PCI Tx retries from interfering with C3 CPU state.
  2352. */
  2353. pci_write_config_byte(pdev, PCI_CFG_RETRY_TIMEOUT, 0x00);
  2354. pci_set_power_state(pdev, PCI_D0);
  2355. ret = pci_enable_device(pdev);
  2356. if (ret)
  2357. return ret;
  2358. pci_restore_state(pdev);
  2359. iwl_enable_interrupts(priv);
  2360. if (!(iwl_read32(priv, CSR_GP_CNTRL) &
  2361. CSR_GP_CNTRL_REG_FLAG_HW_RF_KILL_SW))
  2362. hw_rfkill = true;
  2363. if (hw_rfkill)
  2364. set_bit(STATUS_RF_KILL_HW, &priv->status);
  2365. else
  2366. clear_bit(STATUS_RF_KILL_HW, &priv->status);
  2367. wiphy_rfkill_set_hw_state(priv->hw->wiphy, hw_rfkill);
  2368. return 0;
  2369. }
  2370. EXPORT_SYMBOL(iwl_pci_resume);
  2371. #endif /* CONFIG_PM */